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ABSTRACT

This research focuses on electromagnetic interference (EMI) / electromagnetic
compatibility (EMC) design and analysis in power electronics systems. To limit the EMI
under the standards, different methods and strategies are investigated. Parasitic parameters
of high frequency (HF) transformer are analyzed using a novel analytical method, finite
element method (FEM), and experimental measurements for different structures and
windings arrangements. Also, the magnetic field, electric field, electric displacement, and
electric potential distribution are simulated and analyzed. Moreover, a high voltage system
is considered and analyzed to improve the EMC. The EMI propagation paths are analyzed.
The EMI noise level of the system is obtained and compared to the IEC61800-3 standard.
To improve the EMC, the parasitic parameters of the transformer, as the main path of EMI
circulation, are analyzed and optimized to block the propagation. Furthermore, the
geometry structure of the HF transformer is optimized to lower the parasitics in the system.
Three pareto-optimal techniques are investigated for the optimization. The models and
results are verified by 3D-FEM and experimental results for several given scenarios.
Furthermore, the EMC modeling and conducted EMI analysis are developed for a system
including an AC-DC-DC power supply (rectifier and dual active bridge (DAB) converter).
Moreover, the common mode (CM) EMI noise propagation through the system is discussed
and the noise sources and effect of components on the noise are analyzed. Additionally,
the CM impedance of different parts of the system and the noise levels are discussed.
Finally, EMI attenuation techniques were applied to the system.
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1. INTRODUCTION

Performance, efficiency, power density, and commercialization of power
electronics converters are highly dependent on the EMI noise level in the systems. Based
on the national and international standards and regulations, the EMI noise in the power
electronics systems should meet certain level of limitations to pass the standard procedure
and perform properly in the electric systems.
The traditional way of EMI mitigation in power electronics converters is using EMI
filters between the supply and the converter. However, using the EMI filters not only
reduce the efficiency and power density, but also can add stability complexity to the control
units of the converters. As the efficiency and power density of the power electronics are
attracting more attention from the industry and academia, finding new and optimized
solutions for meeting the standard regulations and EMI mitigation in the systems are
necessary. Moreover, the market demand of the power electronics is increasing rapidly due
to transitioning to the green technologies and electric transportation. It is anticipated that
by 2030 the electric transportation will be less expensive than the fossil fuel transportation
and the number of sold vehicles will reach up to 30 percent of the whole vehicles in the
world [1]. From the electric system point of view, this rapid increase adds more complexity
to the systems. Therefore, the power electronics converters can affect the other systems
and/or affected by the other systems and interrupt the performance.
Advent of wide band gap switch technologies has led to more challenges in the EMI
noise level of the systems. Silicon carbide (SiC) and gallium nitride (GaN) switches are
becoming more common in power electronics converters. In spite o f higher price compared
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to silicon MOSFET and IGBT switches, these types of switches show a promising future
[2]. The power density in the converters using wide band gaps enhance significantly.
Moreover, the switching loss and the overall efficiency o f the system improve significantly
as well. Power density and higher efficiency is specifically important in power electronics
converters of the electric vehicles. As an example, in the on-board chargers (OBC) of the
electric vehicles, the power factor correction stage and the isolated DC-DC converter are
expected to show efficiency of 99 and 98 percent, respectively [3].
From the EMI point of view, the wide bang gap switches that are very fast compared
to the silicon MOSFETs or IGBTs, add more challenges to the system. The rise time and
fall time of these switches can be 10 times faster than silicon switches and the dv/dt can
reach anywhere between 30-100 kV/M.s [4]. Hence, the EMI noise modeling, analyzing,
and mitigation techniques in the high frequency power converters are inevitable.
In this research, modeling and analyzing the parasitic parameters of the components
of the power electronics systems is considered as the first step in analyzing and mitigating
the EMI noise level. Among the components, high frequency transformers (HFTs) and
inductors create the main paths for EMI noise flowing and show design complexity, which
should be taken into account. Optimizing and improving the performance of the HFTs, not
only increase the system efficiency, but also lead to lower EMI noise in the system.
In this research, parasitic parameters of HFTs are modeled and analyzed by
analytical modeling, FEM technique, and experimental results. Moreover, an optimal
design method for HFTs is proposed for limiting the parasitic parameters and adjusting
leakage inductance and parasitic capacitances. The proposed methods of calculating and
modeling the parasitic parameters of the HFTs and inductors, not only are applicable for
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EMC purposes, but also applicable to design resonant converters. Furthermore, mentioned
models are used for EMC modeling of the power conversion systems and by using these
models, the EMI noise level was analyzed and attenuated. Additionally, different methods
of noise reduction techniques such as using EMI filters, balancing the noise sources, and
hybrid methods are analyzed and compared and the optimal method was proposed for
limiting the EMI noise under the IEC61800-3 standards.
This dissertation consists of three transaction/journal papers. In the first paper, HF
transformer parasitic parameters, such as leakage inductances and parasitic capacitances,
are analyzed using a novel analytical method, finite element method, and experimental
measurements for different structures and windings arrangements. Also, the magnetic field,
electric field, electric displacement field, and electric potential distribution within the
transformers are simulated and analyzed. Four different high frequency transformers with
E and U cores with different windings are designed and analyzed. Investigation outcomes
help to classify structures according to the trade-off between leakage inductances and series
parasitic capacitance. This information can later be used for the optimal selection and
design of transformers as a function of their operating frequency for any power rating and
voltage level. Moreover, 3D FEM and experimental results validate the proposed
methodology to be used for designing HF transformers in high voltage/power applications.
In this part, different structures of transformers with different winding arrangements are
designed, analyzed, simulated, and experimentally validated. The structures are designed
and selected based on the feasibility and popularity of manufacturing in industrial
applications for high power. Flux density, magnetic field, and electric fields distribution
are obtained. The leakage inductance and parasitic capacitances, which resulted from a
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novel analytical method, FEM, and experimental are investigated and compared to each
other.
In the second paper, an electric system is analyzed and the EMI propagation routes
are investigated. In addition, the EMI noise level of the system is shown. For improving
the EMC and reducing the EMI noise level under IEC61800-3 limits, transformer parasitic
parameters are modeled to be optimized and block the EMI circulation. Transformer
parasitics provide the main path for CM EMI circulation. Novel analytical and FEM
methods are proposed for both leakage inductance and parasitic capacitance. Additionally,
different pareto-optimal techniques are implemented into the defined cost function for
achieving the best combination of parasitic parameters. FEM analysis and experimental
results are used to verify the model. The winding arrangement and structure for FEM and
experimental verifications are chosen due to the previous research in the first paper, which
proved that this structure is the best, both in terms o f leakage inductance and parasitic
capacitance for some applications. At the end, it is shown that, after optimization, the CM
EMI noise level of the system is decreased significantly and placed in a good agreement
with IEC61800-3 standard.
In the third paper, conducted CM EMI noise modeling o f an electric system
including an AC-DC-DC power supply is developed. The EMI equivalent circuit of the
system is explained and the effect o f each component and each noise source is investigated.
Moreover, the noise flowing into the isolation stage of the AC-DC-DC system that provides
the path for noise circulating is analyzed. The CM noise voltage level and impedance o f
the system are investigated and calculated. Furthermore, the effect of different parasitic
parameters values on the CM noise voltage is studied. Additionally, an optimized EMI
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filter is designed and studied and the effect of that filter on the power supply CM noise
voltage level is analyzed. As well, EMI noise reduction techniques are explained and used
for this system and by applying those methods the EMI level is reduced significantly to
meet IEC61800-3 [22] limits. Contributions of this paper are analyzing EMI noise and
developing new reduction techniques by considering the power supply. In more detail, a
novel method of EMI analysis and CM noise attenuation techniques are proposed by
considering the noise propagation of the feeding power converter. Moreover, optimized
EMI filters for the system are designed and developed by considering both magnetic and
parasitic behavior, which lead to filter minimization or filter-free systems.
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PAPER

I. INVESTIGATION OF VARIOUS TRANSFORMER TOPOLOGIES FOR HF
ISOLATION APPLICATIONS

ABSTRACT

High frequency (HF) transformers are an essential part of many power electronics
devices. The performance and behavior of HF transformers, can greatly affect the
efficiency and performance of all systems, particularly, from a parasitic parameters point
of view. In this paper, HF transformer parasitic parameters, such as leakage inductances
and parasitic capacitances, are analyzed using a novel analytical method, finite element
method (FEM), and experimental measurements for different structures and windings
arrangements. Also, the magnetic field, electric field, electric displacement field, and
electric potential distribution within the transformers are simulated and analyzed. Four
different high frequency transformers with E and U cores with different windings are
designed and analyzed. Investigation outcomes help to classify structures according to the
trade-off between leakage inductances and series parasitic capacitance. This information
can later be used for the optimal selection and design of transformers as a function of their
operating frequency for any power rating and voltage level. Moreover, 3D FEM and
experimental results validate the proposed methodology to be used for designing HF
transformers in high voltage/power applications.
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Symbol

Description

A, B, C

Block set dimensions [m].

A

Cross-sectional area [m2].

B

Magnetic flux density [T].

Bm

Amplitude of the flux density peak [T].

Cp

Intra-winding capacitance of primary [F].

Cs

Intra-winding capacitance of secondary [F].

c^ P i S j

Capacitance between any arbitrary two layers of primary and
secondary [F].

Cp s

Total inter-winding capacitance [F].

Cp s l , Cp s 2 ,

Inter-winding capacitances between primary

Cp s 3 , Cp s 4

and secondary [F].

D

Core depth [m].

Ddsp

Electric displacement field [C/m2].

D

Duty cycle.

f.

Energy stored in the primary insulations [J].

g.

Energy stored in the secondary insulations [J].

in s p r im a ry

m ssecondary

uprimary

Energy stored in the primary conductors [J].

Esecondary

Energy stored in the secondary conductors [J].

f

Frequency [Hz].
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H

Magnetic field strength [A/m].

h

Window height [m].

p rim a ry

Primary current [A].

1s e c o n d a r y

Secondary current [A].

Ll e a k a g e

Leakage inductance [H].

Lm

Magnetizing inductance [H].

l

Length path on the core [m].

m1

Number of conductor layers on primary.

m2

Number of conductor layers on secondary.

MLTpri

Mean length turn of primary [m].

MLTsec

Mean length turn of secondary [m].

N

Primary number of turns.

ni

Number of conductors per layer on primary.

n2

Number of conductors per layer on secondary.

Pc o r e

lo ss

Core loss density [W/m3].

^c o n d v r i

Thickness of primary conductors [m].

t c o n d sec

Thickness of secondary conductors [m].

tb

Thickness of bobbin and spacer [m].

t in s p r i

Thickness of insulation between primary conductors [m].

t i n s sec

Thickness of insulation between secondary conductors [m]

VPl

Voltage of zth layer of primary [V].
Voltage of z'th layer of secondary [V].
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Vp

Primary voltage [V].

Vs

Secondary voltage [V].

w

Window width [m].

a, (3, k

Constant values of magnetic core

n

Magnetic reluctance [A/Wb].

Y

Primary to secondary turn ratio.

£

Absolute permittivity [F/m].
Absolute permeability [H/m].

1. INTRODUCTION

Parasitics play an important role in the design and performance of electronics and
electrical devices. In transformers, the leakage inductance and parasitic capacitances have
a significant impact on performance and efficiency. Leakage inductance changes field
distribution, contributes to skin-effect losses, and because of its non-magnetizing stored
energy, voltage spikes would occur [1]-[3]. In high frequency transformers used in the
power electronics applications, these effects can lead to problems such as electromagnetic
interferences (EMI), circulating reactive power, the shifts that may occur in soft switching
region in phase shift modulated DC-DC converters, and efficiency reduction [4]-[6].
Moreover, in applications using soft switching techniques, it is tempting to use the leakage
inductance of the transformer instead of the actual inductor in the resonant tank circuit;
since it reduces size of the elements, which is important in applications like electric vehicle
fast charging [7]-[10]. However, care should be taken as this approach can lead to higher
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power losses. Furthermore, in some power electronics applications for filtering, tuning,
and/or eliminating series inductors, the specific leakage inductance value may be used.
Leakage inductance values depend on the transformer structure and winding
arrangements [11]. Therefore, in the designing process, a comprehensive vision of different
structures and winding arrangements is required as they can lead to a range of values for
leakage inductance. In [12], leakage inductance was evaluated for different transformer
structures by analytical expressions and validated by FEM for an HF planar transformer in
a DC-DC converter. In [13], a detailed model of winding arrangement dimensions depicted
the calculation of leakage inductance by energy technique. In both [12] and [13], besides
the limitations of winding arrangements, the magnetic field distribution was assumed linear
in both magnetic and insulation parts, which makes the accuracy insufficient. Moreover, in
[14] and [15], frequency dependent methods proposed to calculate the leakage inductance,
however [16] shows that the deviation of the methods proposed by [14] and [15] from FEM
and experimental results can reach up to 30%. Additionally, in [16] and [17], more
elaborate analytical techniques are proposed, by taking HF effects into account for EE core
transformers but the validation accuracy is still unclear. The methods of [16] and [17]
validated by 2D FEM and low number of turns experimental results--maximum number of
turns used in [14] and [15] is 6 and 20 respectively--which make them uncertain for some
winding arrangements with a high number of turns such as high power and high/medium
voltage converters [18]-[21]. Also, the methods proposed in [16] and [17] are only suitable
for a specific EE core structure and winding arrangement.
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Table 1. Several magnetic materials for HF transformer cores.

Material Type

Composition

Iron Powder
High Flux
MPP
Kool Mu
(Sendust)
MnZn Ferrite
NiZn Ferrite

Fe
Fe, Ni
Fe, Ni

Relative
Permeability
4-100
14-160
14-550

Saturation
Flux (T)
0.5-1.4
1.5
0.7

Density
(g/cm 3)
3.3-7.2
8
8.5

Fe, Si, Al

26-125

1

6.15

Fe, Zn, Mn
Fe, Zn, Ni

750-15000
15-1500

0.3-0.5
0.3-0.5

4.8
4.8

The other significant parameter in transformers is parasitic capacitance, which
create path for common mode (CM) noise. In some cases, parasitic capacitances can
interrupt resonant modes; because of high dv/dt in switches, high frequency currents can
flow into the circuit and create EMI problems, which can lead to unwanted electrostatic
coupling and efficiency reduction, especially in SiC and GaN switches with short rise and
fall times [22]-[24]. In [25], the parasitic capacitance of a high voltage transformer was
analyzed and validated by experimental results and in [26] a new technique was introduced
to calculate and reduce the parasitic capacitance of HF transformers. However, in the
design process of isolated DC-DC converters with fast switches and lower EMI,
considering the parasitic capacitance behavior along with leakage inductance and different
winding arrangements is an important issue that is not covered in the previous researches.
In this paper, different structures of transformers with different winding
arrangements are designed, analyzed, simulated, and experimentally validated. The
structures are designed and selected based on the feasibility and popularity of
manufacturing in industrial applications for high power. Flux density, magnetic field, and
electric fields distribution are obtained. The leakage inductance and parasitic capacitances,
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which resulted from a novel analytical method, FEM, and experimental are investigated
and compared to each other. These structures are going to be incorporated in a high-voltage
extreme fast charging converter with H-bridge cells that use HF isolation stages. The
contribution of this paper is to develop an accurate and novel methodology for selecting an
HF isolation transformer considering both the leakage inductance and series parasitic
capacitance. The proposed methodology, which validated by FEM and experimental
results, not only help the industries to optimize the HF transformer topologies and
decrease/adjust the parasitic parameters, also provide a comprehensive analysis for
parasitic behavior of the transformers. Moreover, the proposed methodology can be applied
to any structure, power rating, voltage level, and frequency, especially high power and high
voltage applications.

2. DESIGN OBJECTIVES

In the design process of HF transformers, the major steps are designing magnetic
inductance, leakage inductance, and insulation. To design magnetizing inductance the
magnetic core should be chosen first. The transformer is designed at 1kW power rating
with primary and secondary voltage of 200V operating at the frequency of 3 kHz.
When choosing the magnetic core there are different options at high frequency.
Three major factors that determine the type of magnetic material are cost, size, and
performance. These three factors are dependent on core loss, temperature stability,
permeability, etc. In HF transformers, a higher saturation flux point can result in smaller
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passive components, and lower core loss leads to higher efficiencies. Table 1 shows
different magnetic material.
In this design, Kool Mu is used for magnetic core. Kool Mu demonstrates a
saturation point of 1T and a permeability of 26. By the modified Steinmetz equation
presented in [27], the loss density of the core is determined:
2 P+1D

1
a R P
(D)a ' (2„)a-i J02rc|cos 0\a.2P~a.d0 . K . f a.B,m

core loss

(1)

Constant values for Kool Mu are shown in Table 2. Power loss density in the frequency of
3 kHz with the flux density of 0.9T at duty cycle of 0.5 is 733.44 mW/cm3.
By fixing the maximum flux at 0.9T and considering the B-H curve of Kool Mu,
the number of turns on the primary and the secondary can be found by equations (2) and
(3). The calculations are obtained from quasi-sinusoidal forms.
N2

Lm = ~ ^

(2)

1
0.8
0.6
m

0.4
0.2
0

0

20000 40000 60000 80000 100000 120000
H(Am)
Figure 1. B-H curve of the Kool Mu.

Table 2. Constant values of the Kool Mu.

K ( m W / c m 3)
a
P

94.674
1.998
1.402
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Figure 2. A block set of the Kool Mu.

Figure 3. Structures of the proposed transformers. Both shapes are composed of 8 blocks.
a) UU core. b) EE core.

Table 3. Dimensions of a block set.

A

60(mm)

B

30(mm)

C

15(mm)

N-1primary = 2,H.l

(3)

l

R= —
y.A

(4)

15
In Figure 1, the B-H curve of Kool Mu is shown. Topologies of the transformer are
considered EE and UU shapes. The geometry determines the average length path and
remarkably affects both leakage inductance and parasitic capacitance. Figure 2 and Figure
3 depict a block set dimensions and two types of geometries used for simulation and
experimental results, respectively. Also, Table 3 shows the dimensions of Figure 2. In this
design, 8 Kool Mu blocks are used to satisfy the window area and the desired inductance.

Figure 4. Magnetic field strength distribution on the windings, air and spacer. a)
Magnetic field strength distribution on the layers along with w. b) Magnetic field strength
distribution on the layers along with h.

In the B-H curve, the corresponding point of B=0.9T for the magnetic field strength
is almost #=1000(A/m). To adjust the primary current to at least 4 times greater than the
magnetizing current, the number of turns is considered 400 turns for both the primary and
the secondary. Also, AWG#19 is used for the transformers’ windings.
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2.1. LEAKAGE INDUCTANCE
Imperfect magnetic coupling between the windings of a transformer results in
leakage inductance. Not all magnetic flux passes through the core; instead, a portion closes
in air, insulation, or windings. This leakage magnetic field or inductance in an HF
transformer significantly affects the performance of the power electronics device and as
the frequency increases the leakage inductance values change because of the skin effect.
Figure 4 shows the magnetic field strength distribution on the windings and the space
between conductors. The classic analytical models of leakage inductance suppose that the
magnetic field distribution inside the conductors is linear. While, the frequency dependent
models consider the nonlinearity of the magnetic field distribution. As the frequency
increases the nonlinearity intensifies and the overall area under the magnetic field curve
decreases.
While the secondary is short circuited, magneto motive force (MMF) distribution
in the space, especially in the window area, represents the behavior of leakage inductance.
Additionally, leakage inductance is proportional to the energy stored in the space, and with
(6) and (7), the magnetic energy in the space is related to magnetic field strength (H).

MMF = § H . d l
Emagnetic energy ~ 2

(5)

H. Bdv

(6)

B=pt H

(7)

p
_
j2
‘-‘total stored energy 2 . ^leakage. ‘primary

(8)

Changing the windings arrangements is an efficient way to alter and set the leakage
inductance. By changing the winding arrangements, the magnetic coupling between
windings changes and different winding arrangements could lead to build a range for
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leakage inductance. In this paper, the results show a range of leakage inductance values
that represent each arrangement capability of producing leakage inductance.

Figure 5. Inter-winding and intra-winding parasitic capacitances.

2.2. PARASITIC CAPACITANCE
Figure 5 shows the model of inter-winding and intra-winding parasitic
capacitances. The inter-winding capacitances are the main path of CM noise in the
converters using isolated transformers. Also, the intra-winding capacitance governs the
self-resonance of the transformer. The coupling capacitances result in circulating high
frequency currents. This is intensified in high power devices with SiC MOSFET switches
in which dV/ dt can reach to 30-100 kV/us [28]. To avoid these high frequency currents,
which cause problems in control parts, lead to EMI problems, and cause interruptions in
resonant modes, the value of the capacitances should be calculated. Also, parasitic
capacitance varies as winding arrangements and the core structure change.
Parasitic capacitance can be found by calculating the total energy stored in the
electric field:
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l f t f D dsp.Edv

(9)

Ddsp —

(10)

Etotal stored energy

(11)

In some cases, the parasitic capacitances lead to an unwanted resonant mode as well
as current spikes, which cause an interruption in soft switching. In [28], by using different
cores and some insulation methods, the capacitance between the primary and the secondary
decreased to 0.5pF. In this paper, different winding arrangements and cores are investigated
for finding electric field distribution and calculating the parasitic capacitance of the
transformers with different arrangements.

2.2.1. Transformer Models. UU cores demonstrate simplicity in winding
arrangements and a high window utilization factor. In some applications the high density
of the electric field can be reduced by using CC cores with round corners. Furthermore, EE
cores are widely used in power electronics applications. If airgaps are needed, EE cores
allow for gapping of the center leg, which decreases the EMI and causes fringing problems
[29]. As the windings in these cores are not completely covered by magnetic material, there
is more EMI issues with this type of cores compared to pot and PQ cores, which makes
them unsuitable for very high frequency applications.
In Figure 6, transformer models with winding arrangements that are analyzed in
this paper are depicted. In Figure 6(a), the primary and secondary are wound on different
legs, while in Figure 6(b), both the primary and the secondary are wound on the middle
leg, and in Figure 6(c) the primary and the secondary are wound on the middle leg on each
other and this configuration increases the magnetic coupling between the primary and the
secondary. In Figure 6(d), both windings are on the same middle leg, but the secondary is
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divided into two identical 200-turn windings. In all figures, bobbins with spacers that have
a thickness of 2mm are observable.

(a)

(b)

(c)

(d)

Figure 6. Different transformer models and winding arrangements. a) UU core with the
primary and the secondary wound on separated legs. b) EE core with the primary and the
secondary wound on the middle leg. c) EE core with the primary and the secondary
wound on each other. d) EE core with the primary on the middle and half of the
secondary on top and half on bottom.

3. PARASITIC PARAMETERS ANALYSIS

To find leakage inductance for each structure, the leakage energy stored in different
parts of the transformer such as insulation, spacer and conductor parts should be calculated.
For this aim, by using Maxwell equations and finding the magnetic field strength in
different parts of the transformer, the leakage inductance for each structure is formulated.
Also, in order to find the parasitic capacitance, by using stored energy technique and
equations (9)-(11) the parasitic capacitance can be formulated. Note that, in a
nonconductive core the parasitic capacitance is the inter-winding capacitance between
primary and secondary, but in a conductive core in addition to the inter-winding, the
capacitances between windings and the core can play a role. FEM simulation show that in
the structures modeled in this paper, the majority of the parasitic capacitance forms
between the primary and secondary. Also, this capacitance that is the leading cause of the
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CM noise, is 10 times higher than the sum of other capacitances (if the core is also
conductive). Hence, other capacitances are not analytically modeled in this paper.
However, the methodology for finding the inter-winding capacitances used in this paper
can still be used if anyone is interested in formulating the remaining capacitances as well.
In the following, the leakage inductance and parasitic capacitance for the transformer
structures are presented. Types a, b, c, and d are the same as Figure 6.

3.1. PA R A SITIC PA R A M ETERS F O R TYPE a
To find the leakage inductance, by using (6) the energy stored in the insulation parts
of the primary and secondary and the conductors of the primary and secondary is
calculated.

dx)

= ^ W X M i V , ) E E -,-1

Eins„miury =

( C ” ' ( '" 2' T

‘""y ) 2 dx)

(12)

(13)

To find Eprimary and Esecondary, the magnetic field in the primary and secondary
conductors should be found. H1 and H2 are the magnetic field in the primary and secondary
conductors, respectively.
1+7

i+7

H, = H11e & +H 21e ~1TX
h2

1+A

= E12e s

(14)

i+A.

+H 22e 5 *

(15)

Also, S is the skin depth:
A -

^

^2nf^a

Hcl and Hc2 that resulted from the boundary conditions, are defined:

(16)
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_

Mci -

Vc2 =

^prim ary

(17)

:

n2^secondary

(18)

By applying the boundary conditions the coefficient of

Hn =

m1Hcl
(1+
Jt
\
f
1+
Jt
\
g K s c° n d p r i ) _ e ^ s Lc o n d p r i >

(m i - l ) H c l - e (~ s tcond^P "
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( m 1- l ) t f c l - e

^21 —
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=

and H2 are obtained:

5

,
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\
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\
g K s c° n d p r i > _ e ^ s Lcondp r i )

( m 2 - l ) H c2- e l

(19)

5

(20)

conds e c )m2Hc2

(Hit
(-Hit
g( s Lcondse c ) _ g ( s Lc o n d se c )
(m 2 - l ) H c 2 -e ^ s tcondsec)m 2 f l c2

^22 — (-Hit
e K s Lcondse c ) _ g ((Hit
s Lc o n d se c )

(21)

(22)

Therefore, Eprimary and Esecondary can be shown in the following equations:

E„rimary = \K h )(M L T prl) 2™*, ( j 0t" " V l

Esecondary ~ l K h W L T sec)lT= i ( / Otcondsec ( tf 12^

+ H21e~1T x') dx'j

+ H22e~1^ x^2 d x j

(23)

(24)

Moreover, the stored energy between the primary and secondary windings at the window
area can be calculated by the following equation:

Ep-S = ±n(h)(MLTp_s) Jo' ^ (^!^!iE = £rZ )2d x

(25)

Then, by using (8) the leakage inductance can be calculated. By using (9)-(11), the parasitic
capacitance between the primary and secondary for type a can be calculated.

Etotal stored energy =

2y=l CPiSj(VPi ~ VSi) 2 = ^Cps4Vp + ^ Cps3VS2 + ~ Cp sl(l p ~

vsf = ± (c psi + C
- ^ + C- % - l f )Vp2 = i (C„s% ‘

(26)

22

Vp. - V s.1

m1+ ^m2

(27)

E.D.min { n 1 t c o n d v r .,n2 t condsec}

Cr,^
Pi j = w—2tfr—itcondpr^—jtcondsec+tinSpr^+tinSsec

(28)

Therefore, Cps can be obtained:

Cps
~T^i + Ymim2J
—L~ )
Ps = I™ )I™ 2i Cp.s
Pisj.(-^
ynv[ + Y2m\

(29)

3.2. PA R A SITIC PA R A M ETERS F O R TYPE b
To find the leakage inductance for this structure, the same steps as type a, should
be followed.

F-

L tir

3p r i m a r y

±Kw)(M LTpri) Z ^ i 1 ( j ^

( ^ p i z ) 2 dx)

E,m s s e c o n d a r y = 12F(^)(M LTsec) Z l 1 ( / 0tinssec ( ^ ™
Hci
Vc2

Hu

H21

Hl2

H22
Therefore,

mi^primary
w

(33)

W
5 tcorldPr i ) n 1Hcl

^(~S^tcondpri')

$^tcondpri)
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{n 2 - l ) H c 2 - e (-~~S~tcondsec>n 2 H c2
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(31)
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^ ) 2 dx)

(30)
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(35)

(36)
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condse c )n2Hc2
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Em m ary = i K ^ M L T „ rl) £ £ ,

( H u e 1! 2* + H21e ~ !Ji* ) 2 d x )

Esecondary ~ -2^(w)(MLTsec) £ l ^ 1 ( ^ l ^ s e c

(38)

+ H22e -1irx )* d x ) (39)

Also, the stored energy between the primary and secondary windings can be calculated by
the following equation:

Er- S = -2H(w){MLTr_s) / 0t^ ( ’1‘m‘' ”

) 2dx

(40)

Then, by using (8) the leakage inductance can be calculated.
Also, the parasitic capacitance between the primary and secondary for type b can be
calculated by the followings:

'total stored energy ~ 2 £ i=l £ /= l ^Pisj^^Pi

^s;) _ 2 ^ps4^p E 2 ^ps^s "f 2 ^psl(^p

Vs)2 = l (c„si + C
- f + Cp‘'%~1)Z)v„2 = i (Cps)Kp2
K,. - K s . = ^ + ^
Sl
n2

(41)
(42)

_ £.n[(c+t„+min{mitC0nd^ri,m2tC0ndsec})2-lc+tl))2]

^

Visj

tb+(ni-i')tCondpr^tinSpri+(j~1)tcondsec^^inssec

Cps
^ = £ ”-1 £ ? - i c P£Sf(-^
p(i ^ n2 + y2n2

yn1U2^

(43)

(44)

3.3. PA R A SITIC PA R A M ETERS F O R TYPE c
For this structure, Einsvrimary , ^inssecondary, ^primary, and Esecondary are the same
as type a. The only difference here is the absence of Ep_s, because in this winding
arrangement there is no major spacer between the primary and secondary. Moreover,
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equations (26), (27), and (29) are valid for finding the inter-winding capacitance for this
type but Cp.s . that is directly related to the structure and winding arrangement is different:

r^PiSj =

2s.n.min {n1tcondpri.,n2tcondsec\
C+tb+‘m±tcon(£^.
•^prt +(j i)tCondsec+tinssec
ln(c+tb+^tcond.pri ^pri

(45)

3.4. PA RA STIC PA R A M ETERS F O R TYPE d

.

ULbp r i m a r y

for this structure is the same as equation
(30).
But
A
v
y

^

ULbs e c o n d a r y

is not

the same as type b.
( i ! ^ £ = ^ ) 2 dx)

(46)

Also, Hcl, Hc2, H11, and H21 are the same as (32)-(35).
1+j
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Therefore, Eprimary is the same as equation (38).
1+j

Esecondary = Kw)(M LTsec)'z \* l (ftcondsec
sec ^1H12e s x + H77e - ^s * ) 2 d x )

(49)

Moreover, the stored energy between the primary and secondary windings is:

E„ _ s =n(w)(M LTr_s) J ^ ( " im i' 7 " ‘“y ) 2rf*

(50)

Then, by using (8) the leakage inductance can be calculated. Also, the inter-winding
parasitic capacitance for type d can be calculated by the followings:
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0)

(c)

(d)
Figure 7. Magnetic flux density distribution (T). Cases a, b, c, and d are based on the
cases shown in Figure 6.

(a)

(b)

(c)

(d)
Figure 8. Magnetic field strength distribution (A/m). Cases a, b, c, and d are based on the
cases shown in Figure 6.
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Equation (42) is valid for this structure. Therefore, the inter-winding capacitance can be
calculated by the following equation:
«2

c PS = y ni y | z l c Pisj^nZ
(— T
+ y2n2
1 ^+

(53)
W tT

4. FIN ITE E L EM EN T ANALYSIS

4.1. M A G N ETIC FIELD D ISTR IB U TIO N IN TR A N SFO R M ER M OD ELS
The magnetic flux density distribution of the transformers on the cores, during the
full load operation are displayed in Figure 7. It is clear that at some points the cores are
saturated but the average flux density in all four cores is at the linear part of the Kool Mu
B-H curve of Figure 1.
As mentioned in section 2, to find the leakage inductance in the transformers,
leakage energy in the space, especially in the window area, needs to be calculated.
Therefore, by applying the short circuit test on the secondary and applying the nominal
current on the primary, the leakage energy and subsequently leakage inductance can be
obtained. Figure 8 shows the magnetic field strength in the transformers during the short
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circuit test. As the magnetic field increases in the space and specifically in the window
area, the magnetic leakage energy intensifies.
Transformer structures and winding arrangements are responsible for different
magnetic field strength and leakage energy. By observing the magnetic energy on different
parts of the transformers, the magnetic field on the primary windings are higher than other
parts and this results in increase of H11 and H2i in the analytical modeling of section 2. It
is clear in Figure 8 that different winding arrangements for a certain transformer could
result in various field distributions. Consequently, based on the special parameters of a
power electronics device, a designer may choose a specific arrangement. Total magnetic
field during the short circuit in case (a), shown in Figure 8, is higher than other
arrangements in other cases. Thus, it is expected that the leakage energy and leakage
inductance will become higher. Table 4 presents the leakage inductance and the
magnetizing inductance obtained from analytical models and the simulations. Cases a, b,
c, and d are the same as the cases shown in Figure 6.
Table 4 shows different winding arrangements and transformer structures with the
same electric and magnetic parameters; a wide range of leakage inductance is observable.
However, note that due to the same winding turns, magnetic block permeability, and cross
sectional area of the geometries, the magnetizing inductance in all cases is almost the same.
As is clear in Table 4, the leakage inductance values resulted from the analytical method
and FEM are in a good agreement.
Agreement between analytical method and FEM pave the way of using the
mentioned methology for all arrangements and configurations. However, for verification,
the experimental resulst should be taken into account, as well.
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(a)

(b)

(c)

(d)
Figure 9. Electric field (kV/mm) distribution in the transformers. Cases a, b, c, and d are
based on the cases shown in Figure 6.

Table 4. Magnetizing inductance and leakage inductances of the transformers.

Transformer
Type

Leakage

Leakage

Inductance(mH)

Inductance(mH)

(Analytical)

(FEM)

Magnetizing
Inductance(mH)

a

34.119

23.16

21.872

b

31.992

14.47

13.360

c

33.273

0.887

1.073

d

32.246

7.351

8.038
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4.2. E L E C T R IC FIELD D ISTR IB U TIO N IN TR A N SFO R M ER M OD ELS
As is shown in equations (9)-(11), to find the parasitic capacitance in the
transformers, the electric field and total stored energy must be calculated. Capacitance
between the different parts of each transformer is dependent on the transformer structure,
winding arrangements, and dielectric constant of the materials. Therefore, insulation
coordination should be designed for the transformers before calculation and measuring the
capacitance.
High frequency isolated transformers provide insulation safety for the system.
Hence, the insulation design between the primary and the secondary and the primary and
the core should be based on the input voltage level. The input voltage level in this study is
assumed to be 6 times of the primary, thus it is 1200V. Because this transformer is designed
to later be used in a multilevel converter with 6 modules. Note that that the insulation
design for the secondary and the core is based on the 200V. Based on the IEEE Std.
C57.12.01 dry-type transformer standard [30], the crest value of the lightning impulse test
for the aforementioned input voltage level is 10kV, and all the insulation materials used in
the transformers need to be designed according to this voltage, which is the maximum
insulation requirement.
The insulation material used as bare conductor insulator is silicon varnish with
dielectric constant and a dielectric strength of 3.1 and 120kV/mm, respectively. Also, the
bobbin material is ABS plastic, with a dielectric constant and dielectric strength of 2.2 and
25kV/mm.
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0)

(c)

(d)
Figure 10. Electric potential (V) distribution in the transformers. Cases a, b, c, and d are
based on the cases shown in Figure 6.

The electric field distribution is presented in Figure 9 for the four transformer
structures during the presence of all materials with the highest insulation test voltage of
10kV. This figure displays a slice of the cores for better visibility. Based on the IEEE Std.
C57.12.01 [30] the maximum electric field for all the structures should be lower than the
electric field strength of the materials. Figure 9 shows that the IEEE standard conditions
are provided. To find parasitic capacitance, electric potential distribution in the space
should be calculated, and then the electric field strength and electric displacement field will
be found. Then, by calculating the electric energy stored in the field, the capacitance is
calculated. Figure 10 shows the voltage distribution in the space for each transformer
structure. The distribution is achieved by applying 1V to a winding and 0V to the other
winding of each structure.
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(a)

(b)

(c)
XlO'

(d)
Figure 11. Electric displacement field (C/m2) distribution in the transformers. Cases a, b,
c, and d are based on the cases shown in Figure 6.

Table 5. Parasitic capacitances of the transformers.
Parasitic Capacitance

Parasitic Capacitance

(pF)

(pF)

(Analytical)

(FEM)

a

29.34

31.05

b

41.86

38.69

c

1426.97

1473.18

D

65.82

62.32

Transformer Type

Electric displacement field distribution in the transformers is displayed in Figure
11. Figure 11 clearly shows that in magnetic parts and air domains, the electric
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displacement field is very small, but in domains such as bobbins, which have a higher
relative permittivity, the electric displacement field increases and leads to creating charge
in those areas.
Each process needed to calculate the parasitic capacitance with numeric method is
conducted in the FEM software package. Table 5 presents the parasitic capacitance
between the primary and the secondary of each transformer structure with the analytical
models of section 2 and with FEM simulations. Cases a, b, c, and d are the same as cases
shown in Figure 6. Table 5 clearly shows that different winding arrangements of a
transformer lead to a wide range of parasitic capacitance. As was expected, in cases with a
smaller distance between windings, such as case c, the electric energy and parasitic
capacitance is higher than the other transformers with winding arrangements. Also, the
parasitic capacitance values resulted from the analytical method and FEM are in a good
agreement.

5. EX PER IM EN TA L M EA SU REM EN TS

In this section, the experimental results of the leakage inductance and the parasitic
capacitances are presented. The experimental results were achieved for Figure 6(a) which
has the lowest capacitance and is suitable for specific applications, Figure6 (c) which is a
popular and common structure in industry, and Figure6 (b) and (d) which are the best
structures in terms of both leakage inductance and parasitic capacitance. The experimental
measurements were achieved by using HP Hewlett Packard 4284A and IET DE-6000 LCR
meters. The transformer prototypes were made by the materials and the insulation strategy

33
mentioned in the previous sections. Figure 12 shows the transformers prototypes and the
measurement devices.

Figure 12. Measurement devices and transformer prototypes.

Table 6. Experimental results of leakage inductance and parasitic capacitance.
Leakage

Parasitic

Inductance (mH)

Capacitance (pF)

a

20.537

27.12

b

12.37

34.63

c

0.984

1384.1

d

7.267

55.47

Transformer Type
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Table 6 shows the experimental results values. Cases a, b, c, and d are the same as
cases shown in Figure 6. Comparing the experimental and FEM results shows a good
agreement between the outcomes. As is clear in Tables 4, 5, and 6, in all of the cases, the
difference between the analytical method, 3D FEM, and experimental results is relatively
low, which proves the validity of the mathematical model and simulation strategy for
obtaining the magnetizing and the leakage inductance and the parasitic capacitance.
To show the superiority of the proposed method in this paper over the other
frequency-dependent methods introduced in the introduction, the leakage inductance of
type c is calculated with the methods of [14]-[17]. Table 7 shows the leakage inductance
values for the transformer type c obtained from different methods and the deviation of the
values from experimental result of this paper for type c.

Table 7. Leakage inductances calculated with the methods of [14]-[17].
Deviation from

Method
Leakage Inductance (mH)
Used from

Experimental (%)

This paper

0.887

9.8

[14]

1.43

45.3

[15]

2.06

109.3

[16]

1.37

39.2

[17]

1.28

30.1
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6. CO NCLUSIO N

Parasitic parameters in high frequency transformers can change the performance of
power electronics devices, enormously. In this paper, the novel and accurate methodology
based on analytical method, FEM, and experimental developed for finding the parasitic
parameters of an HF transformer. The results show that for one transformer with the same
electric and magnetic parameters, there can be a range of different values for parasitic
parameters. Compromising between parasitic values by selecting winding arrangement and
transformer structure can relate to other design factors, such as the facility of insulating,
specific application, transformer magnetic core selection and designing strategies, etc. The
proposed methodology in this paper shows that the transformer designing process, selected
insulating materials, insulation strategy, and winding arrangements cause a wide range of
parasitic behavior, which should be taken into account for an optimal design to minimize
CM noise and reduce EMI in the systems. Based on the methodology and the results,
depending on the specific application, in the optimal designing process there should be a
trade-off between the parasitic parameters. As an example, low leakage inductance can
cause problems for some multilevel converters using phase shift modulation or resonant
converters, while a certain value of parasitic capacitance can be integrated in the resonant
tank for ZVS/ZVC achievement.
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II. EM C IM PR O V EM EN T F O R H IG H V O LTAG E PU LSE TRA N SFORM ERS
BY PA R E T O -O PTIM A L DESIGN O F G EO M ETR Y STRU CTU RE BASED ON
PA R A SITIC ANALYSIS AND E M I PR O PA G A TIO N

A BSTRACT

High voltage pulse transformers have an essential role in pulsed power systems and
power conversion applications. Improving the electromagnetic behavior of such devices
leads to better efficiency and low-level electromagnetic interference (EMI) noise
propagation in systems. In this paper, a high voltage pulsed power system is considered
and analyzed to improve the electromagnetic compatibility (EMC). The new generation of
pulsed power systems that use SiC and GaN fast switches in capacitor charger power
electronic circuit, face far more EMI challenges. Moreover, in this paper, the EMI
propagation paths in the pulsed power system are realized and analyzed. The EMI noise
level of the system is obtained and compared to the IEC61800-3 standard. To improve the
EMC, the parasitic parameters of the transformer, as the main path of EMI circulation, are
optimized to block the EMI propagation in the pulsed power system. For this aim, the
parasitics are modeled and calculated with a novel and accurate energy distribution model.
Then, by defining a cost function the geometry structure of the transformer is optimized to
lower the parasitics in the system. Three pareto-optimal techniques are investigated for the
cost function optimization. The models and results are verified by 3D-finite element
method (FEM) and experimental results for several given scenarios.

FEM and

experimental verifications of this model, make the model suitable for any desirable design

40
in any pulsed power systems. Finally, the EMI noise level of the system after optimization
is shown and compared to the IEC61800-3 standard.

1. IN TRO D U C TIO N

The performance and efficiency of pulsed power generators and power conversion
systems are highly dependent on the parasitic parameters and noise level of the whole
system. In power conversion systems that include HV transformers and magnetic parts,
leakage inductance and parasitic capacitance values affect the losses, noise, and control of
the system [1] due to creating EMI propagation paths in the system. Calculating and/or
adjusting the values for the parasitic parameters not only increases the efficiency and helps
to reduce the size of passive components, but also can lead to more robust control strategies
[2]. Leakage inductance results from an imperfect magnetic coupling between the primary
and secondary of a transformer. Due to eddy currents and proximity effect, as the frequency
increases, the concentration of current on the skin of the conductor increases. This
phenomenon, called skin effect, leads to a lower leakage inductance. Hence, calculating
the exact values of leakage inductance in pulsed power applications and high frequency
(HF) systems such as resonant capacitor chargers should be different from calculating the
values in 50/60 Hz systems [3], [4]. In [5], by using leakage inductance for zero voltage
switching (ZVS) and zero current switching (ZCS), the total volume of the system
decreased up to 15%. Also, by adjusting the resonant frequency to 1.25 times of the
switching frequency, 30% loss saving was observed when compared to the hard switching.
These power electronics converters are very useful in charging the capacitances of the pulse
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generators. On the other hand, higher values of leakage inductance lead to reactive power
circulation in the system and efficiency reduction [6], [7]. Thus, creating a robust magnetic
coupling between the primary and the secondary by devising a suitable winding
arrangement and structure for the transformer is crucial. Additionally, in applications with
phase shift modulations, such as the HF isolation stage of multi-level converters, there is a
minimum leakage inductance needed for the proper operation of the phase-shift modulation
strategy to achieve ZVS [8]-[11]. All the aforementioned reasons and applications
emphasize the necessity of an accurate calculation method for leakage inductance in pulse
transformers and high frequency transformers (HFTs), and HF systems that used in pulsed
power applications.
Parasitic capacitances in the system exist due to the electric field distribution among
different parts of the transformer. The nonlinearity of the electric field distribution makes
the capacitance modeling more difficult [12], [13]. Calculating the parasitic capacitance in
the magnetic parts of the system can allow for the integration of parasitic capacitance into
the ZVS and ZCS tanks, or to minimize the parasitic capacitance, thus reducing common
mode (CM) EMI noise and losses [14]-[17]. In new switches such as SiC and GaN, which
demonstrate a short rising and falling time, the dV/dt can reach anywhere between 30-100
kV/M.s [18]. This large amount of dV/dt can cause the injection of HF currents through the
series parasitic capacitances of pulse transformers/HFTs and lead to EMI [19] and change
the output pulse waveform due to resonance with inductor parts. Parasitic capacitance
values are directly related to the transformer winding arrangements and core structure.
Changing the arrangements and structure lead to an optimized value for the capacitances.
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Figure 1. Pulsed power system.

In [20] and [21], the leakage inductance for an EE core transformer is calculated by
using Maxwell equations without taking the frequency into account. Simplifying the
Maxwell equations and neglecting the frequency dependent leakage inductance lead to
simple equations. Also, in [22], by using Biot Savart law and calculating the magnetic field,
in some parts of an EE core a more accurate expression for leakage inductance is presented.
Moreover, a more accurate modeling of winding arrangements is presented in [23]. All the
methods used in [20]-[23] present simplified equations and frequency independent
expressions, which make them inaccurate for many HF and pulsed applications.
In [24], a frequency-dependent method that uses time variant Maxwell equations is
introduced to provide an expression for leakage inductance, but the proposed method and
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expression are suitable for toroidal cores, not EE cores. Moreover, in both [25] and [26] a
frequency dependent method that solves time variant Maxwell equations is used to
calculate leakage inductance for an EE core in any frequency. However, in both [25] and
[26], due to using 2D FEM and low turn prototypes, the accuracy and validation for high
power applications with a large number of turns per winding are not totally clear. Also, in
[25] and [26], Maxwell equations are solved only for an arrangement in which both
windings are wound on each other.
Two effective methods, namely measurements and FEM, are used to find the exact
amounts of parasitic capacitance. However, for optimizing the parasitic values, obtaining
an analytical method for finding capacitance is necessary. In [27]-[33], different methods
of finding analytical expressions are investigated for parasitic capacitance in transformers
used in power converters. Also, in [27] the orthogonal, orthocyclic, and plate winding
arrangements of an HFT are considered. Moreover, in [28], a semi-analytical method using
FEM is proposed with disordered winding arrangements. Because of the winding and
insulation complexity in high voltage transformers, finding the capacitance by analytical
methods is more difficult. In [29] and [30], the capacitance of high voltage transformers
with different complex windings are investigated.

Figure 2. LTspice Simulation model.
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Figure 3. Gate signals of S1 (blue) and S2 (red) for switches gate drivers.

In this paper, a pulsed power system is analyzed and the EMI propagation routes
are investigated. In addition, the EMI noise level of the system is shown. For improving
the EMC and reducing the EMI noise level under IEC61800-3 limits, transformer parasitic
parameters are modeled to be optimized and block the EMI circulation. Transformer
parasitics provide the main path for CM EMI circulation. Novel analytical and FEM
methods are proposed for both leakage inductance and parasitic capacitance. Additionally,
different pareto-optimal techniques are implemented into the defined cost function for
achieving the best combination of parasitic parameters. FEM analysis and experimental
results are used to verify the model. The winding arrangement and structure for FEM and
experimental verifications are chosen due to the previous research in this field [34], which
proved that this structure is the best, both in terms o f leakage inductance and parasitic
capacitance for some applications. At the end, it is shown that, after optimization, the CM
EMI noise level of the system is decreased significantly and placed in a good agreement
with IEC61800-3 standard.
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2. PULSED P O W E R SYSTEM AND E M I NO ISE LEV EL

Figure 1(a) shows a pulse generation system that derived from [35]. This system
implemented in [35] with SiC power electronics switches for a high voltage pulse level of
20kV. Figure 1(b) shows the standard model of a pulse transformer in the pulsed power
system of Figure 1(a). The EMI noise in this system propagates through interwinding and
intra-winding parasitic capacitances. Also, leakage inductances not only affect the EMI
propagations paths, but also affect the output pulse voltage by resonance with the
capacitors.

Figure 4. Generated pulse.

To show how the parasitics affect the EMC, Figure 1(a) system is simulated in
LTspice and the CM EMI noise level of the system is obtained here. Figure 2 shows
simulations schematic developed in this paper. As is clear in Fig 2, two-line impedance
stabilization networks (LISNs) are also simulated and shown for receiving the EMI noise.
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Figure 3 shows the gate signals of S1 and S2 of Figurel(a) that shows how the switches
drive for charring C1 and C2 capacitors. Figure 4. shows the pulse signal created by the
HV pulse transformer. Moreover, Figure 5 shows the EMI noise level of the simulated
pulsed power system. As is clear in this figure, at the frequency of 330kHz and above, the
noise level is higher than 73dB(uV), which is not in agreement with IEC61800-3 standard.
Therefore, EMC improvement is necessary and optimizing the parasitics and the structure
of HV transformer and winding configurations is the key for lowering the EMI under the
limits o f IEC61800-3 standard. Furthermore, Figure 6 shows the EMI propagation paths in
the pulsed power system.

Figure 5. EMI noise level of the pulsed power system.

Figure 6 shows that the EMI noise propagates through the parasitics of the elements
such as inductors, switches, and transformer and close itself by the parasitic capacitances
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between the circuit and the ground. This paper focuses on attenuating the CM EMI noise
by optimizing the transformer elements, which play significant roles in EMI propagations.
At the end it will be shown that, the transformer optimization could lower the EMI noise
under the IEC61800-3 limits and effectively block the EMI circulating in the system.
Optimizing the parasitics in other elements, putting EMI filter in the system, or using
passive components for EMI noise attenuating are also effective; however, are not the
interest of this paper.

3. LEA K A G E INDUCTANCE CA LCU LA TION S

By short circuiting the secondary, the energy remaining in the space--mainly in the
window areas--is equal to the leakage energy, and the leakage inductance can be calculated.
Thus, calculating the leakage energy on different parts of the transformer is the main
solution for finding the leakage inductance. However, the energy distribution can be
different in various models. This paper introduces a novel and accurate energy distribution
model for finding the leakage values.
Figure 7 shows the 2D conductor arrangements options of the transformer at the
right window. The left window has a symmetrical arrangement. The number of conductors
per layer for the primary and secondary is n 1 and n 2 , respectively. Also, the number of
layers for the primary and secondary is m 1 and m 2 , respectively.
To find the total leakage magnetic energy, it is necessary to calculate the leakage
energy on the insulations, the bobbin spacer, and the conductors. The magnetic field on the
insulations and the spacer is constant. However, the magnetic field inside the conductors
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changes linearly with respect to the conductor radius and nonlinearly in presence of skin
effect.
Before discussing the distributed magnetic energy on different parts of the
transformer, following coefficients are defined:
1 rMLTr,ri rW
2■

(1)

1 rMLTspr fW
Ks = ±J0
MLTsecC n . d l . d r
2'

(2)

K.spacer = ^

(3)

C V- d1 dr

where MLTpri,MLTsec,MLTspc, and pLare mean length turn of primary, mean length turn of
secondary, mean length turn of the spacer between primary and secondary, and absolute
permeability, respectively.
Magnetic energy on the insulation parts is discussed in [34]. However, for a better
accuracy the following energy distribution in the insulation parts of the conductors of the
primary and secondary is described as follows. The following model is more accurate than
the model described in [34].

F-
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^

(4)

„ ^‘n ^'-n s p r i )

l y n2 " l f t inssec 1lJ ls e c o n d a r y ) 2 dx
2.i=l J0
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Moreover, magnetic energy on the spacer that is between the windings is described as
follows. The following model is more accurate than the model described in [34].

— vy ml y nl [tspc f lJIprimary\ .
'spacer — ^spacer L,j=\L,i=\)Q ^ 2nw J
7

(6)

In (4), (5), and (6) t inSpr.,tinSsec, and tspc are insulation thickness between primary
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conductors, insulation thickness between secondary conductors, and insulation thickness
of the spacer, respectively.
To find the magnetic energy inside the conductors, by using the Maxwell equations
and the procedure described in [34], the following equation should be solved:

?-^= j(2nf)ii< jH

(7)

where H, a, and f are magnetic field strength, electric conductivity, and frequency
respectively. Also, the skin depth is necessary to be defined here:

8 =

V2

^2nf^a

(8)

As is clear in this equation, by increasing the frequency, the skin depth, which shows the
penetration of current inside a conductor, decreases. In other words, the skin effect
intensifies.
Magnetic energy on the primary winding parts is discussed in [34]. However, for a
better accuracy the following energy distribution is described as follows. The following
model is more accurate than the model described in [34]. Therefore, the magnetic energy
on the primary windings can be calculated:

2H11H2i( tcondpri)

(9)

By following the same steps as the primary, the magnetic energy for the secondary is
calculated. The following model is more accurate than the model described in [34]:
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(10)

2H12H22(.tcondsec)

Detailed procedure of finding H11, H21, H12, and H22 coefficients is discussed in [34].

tCOndpri and tcondsec are the primary and the secondary conductor thicknesses, respectively.
As a result, the leakage inductance is achieved by the following equation and
using the energy method:

Lleakage inductance

(11)

4. C A PA CITA N CE CA LCU LA TION S

There are several parasitic capacitance values in a transformer structure. The
number of parasitic values depend on the conductivity of the core. If the core is conductive,
there are more parasitic values, which are placed between the core and the windings. In
this section, scenarios of both conductive and nonconductive cores are investigated to
calculate the parasitic capacitances. Figure 8 illustrates some of the parasitic capacitances
in the right window of the transformer; the left window has a symmetric distribution. The
rest of the parasitic capacitances are represented in Figure 9 (inter-winding and intra
winding capacitances). If the core is conductive, the parasitic values of both Figure 8 and
Figure 9 should be considered, but for a nonconductive core, only the parasitic values of
Figure 9 should be taken into account.
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Figure 8. Parasitic capacitances between windings and a conductive core.

Figure 9. Inter-winding (Cps) and intra-winding (Cp and Cs) capacitances.
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To find the parasitic capacitances, the energy method is used. The following
equations describe the parasitic capacitances of Figure 8 and Figure 9:
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Figure 10. Two successive layers.

(a)

(b)

Figure 11. Conductor winding arrangement. a) Winding arrangement type I. b) Winding
arrangement type II.
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To find the interwinding capacitance (Cps), the detailed procedure is explained in [34]. By
following the method described in [34], Cps can be found:
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where Dcore, t b , N Vp, Vs, and

(30)

are core depth, thickness of bobbin, turn ratio, primary

voltage, secondary voltage, and core voltage, respectively. Note that, tB and tspc are equal,
here. Vc can be calculated by the numeric methods such as FEM.
To find Cp and Cs , using the parallel plate method is not accurate enough. In order
to find these parameters, it is important to note that due to the small voltage increase per
turn, the stored energy between adjacent conductors in a given layer is negligible, and the
main stored energy is between two adjacent layers. Therefore, by considering the layers to
be cylindrical shapes and the winding conductors to be orthogonal shapes, as shown in
Figure 10, the capacitance and the stored energy between any arbitrary two layers can be
calculated. Using the energy technique, the capacitance between each two successive layers
of the primary is:

c,p,layer,i

2CTn-i_tconrf■*pri
2 < i < m1
core,+
2 +tB+l-tcondp ri
In- Dcore ,*
0
—2—+tB

(31)

Hence, the energy between the ith and i — 1th layers will be:

Elayer(i,i-1) ~ ^^p,layer,i^p),i,i-l
Vp,i,i-1 =Vp,i ~ Vp,i-1

(32)
(33)

The voltage between each two successive layers (Vp,;,;-!.) depends on the winding
arrangement direction. In many applications, the winding arrangement direction of type I,
which is shown in Figure 11(a), is desirable. However, in some high voltage/power
applications, in order to reduce the tension between the layers and to decrease the insulation
requirement, type II, which is shown in Figure 11(b), is preferable to type I.
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Vp,i,i-l ~

<2V-p r i m a r y
m1 , widing arrangem ent type I
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(34)

, widing arrangem ent type II

Equation (35) represents the energy equation in the primary:
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Therefore, the primary winding capacitance, Cp, is:
4Cp-iayer*, w [^[ng arrangem ent type I

>
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(36)
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Cp’lay2er’1, widing arrangem ent type II

Note that in cases with one-layer winding (rnx = 1), if the core is conductive, then there is
a parasitic capacitance between the winding and the core, which can be defined as:
(37)

Cp,ml=l ~ 4Cpcl

Equation (37) assumes that the core depth (Dcore) is equal to the middle leg width (MLW).
By following the steps taken for finding Cp , the capacitance of secondary winding, Cs , can
be calculated by (38)-(40):
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with the same assumption as the primary winding, the one-layer winding capacitance
between the secondary and the conductive core is:

^s,m2=l ~ 4Cscl

(41)
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by finding all the parasitic parameters of a transformer, the following expressions, which
are the total parasitic capacitances, can be defined as:

r°parasitic
.. —^2 (£pCl+£pC2 +£pC3)(£sCl+£sC2+£,SC3) +I cU p 5
. £pCl+£pC2+£pC3+£sCl+£,SC2+£sC3 .
~Cparasitic + cp + cs

(42)
(43)

5. TR A N SFO R M ER STRU CTU RE O PT IM IZA TIO N

By using the parasitic parameter equations, the optimal transformer structure
dimensions can be found. The optimal dimensions minimize both the leakage inductance
and the parasitic capacitance of a transformer. With this in mind, the cost function of (44)
is defined as:

fc = a ^ ^

Lbase

+ (1 -a )-^ ,

0 < a < 1

(44)

Cbase

where Lieakage and CT are given in mH and pF, respectively. Lbase and Cbase are 1mH and
1pF, respectively. Equations (45), (46) describe other parts of the transformer structure that
were mentioned in the analytical models discussed in sections 3 and 4:

DCore = MLW = 1 0 tB = 30 m m

(45)

^inspri ~^inssec ~ 0m15^condpr;

(46)

Pareto-optimal technique can be performed under a variety of constraints including
but not limited to:
I) a fixed number of turns as the window area changes
II) a fixed window area while the number of turns is constant

58
III) a fixed utilization factor (i.e. the number of turns is a linear function of the window
area).
These constraints are studied in this section. The selection of the constraint depends
on the topology and application of the power converter. By assuming the conditions of
equations (45), (46) the f c-w- a and f c-w- h graphs for conductive and nonconductive cores
can be shown when the window area or/and number of turns are fixed. Figure 12 shows
the f c-w- a graphs for the number of turns of 400 and 450 with the window area of
1800mm2.
Furthermore, by changing w and h, the cost function changes. Figure 13 shows the

f c-w- h graphs for conductive and nonconductive cores when the number of turns and a
are constant. Figure 13 is obtained by considering the number of turns 400 and 450 and a
equals to 0.5. Moreover, Figure 14 shows the cost function variations for conductive and
nonconductive cores when w, h and the number of turns change and a equals to 0.5. In
Figure 13, as the width and height of the window area increase, the number of turns increase
by the filling utilization factor, which is defined by equation (47):

FUF =

Wihi

(47)

Figures 12-14 show that for a fixed number of turns, which is a fixed magnetizing
inductance and/or a fixed window area, changing the parameters can lead to an optimal
design for the transformer structure. Also, for a fixed filling utilization factor of the window
area, which leads to the different number of turns and magnetizing inductance, by changing
the parameters, the optimal values can be found. Each of the two aforementioned strategies
can be used for designing optimal HFTs/pulse transformers with lower parasitic
parameters.
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(d)
Figure 12. f c-w- a graphs. a) Conductive core, #=400. b) Conductive core, #=450. c)
Nonconductive core, #=400. d) Nonconductive core, #=450.

(c)
(d)
Figure 13. f c-w- h graphs. a) Conductive core, #=400. b) Conductive core, #=450. c)
Nonconductive core, #=400. d) Nonconductive core, #=450.
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The optimization based on the three mentioned strategies is performed to design
winding arrangement, geometry structure, and number of turns so that the defined cost
function minimized. For the first optimization strategy, first the alpha parameter should be
set based on the system/converter that this HF transformer is going to work on. Then based
on the number of turns and window area the optimized measurements can be found.
For the second optimization method, the number of turns should be designed and
fixed first, then the window area needs to be designed as well. Moreover, for the fixed
window area, there are many combinations of width and height (W x H = const.). The
optimization here should perform so that the width and height of the structure geometry
can be set optimally. Therefore, the cost function variations based on the mentioned
parameters is the goal of this optimization strategy.
The third strategy focuses on optimizing the number o f turns and the window area
with each other. In this optimization technique, the number of turns, window width, and
window height should be designed interactively. Therefore, this optimization strategy,
focuses on considering both window area and number of turns at the same time by
considering the cost function.

U lm in)

W (m m )

(a)
(b)
Figure 14. f c-w- h graphs. a) Conductive core. b) Nonconductive core.
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Figure 15 shows the flowchart diagram of the optimization method that is used in
this paper. This flowchart is based on parasitic analysis, defined cost function, paretooptimal design, FEM/experimental results, EMI noise level, and IEC61800-3 standard.
In the CM EMI reduction, the most important impedance is the HF transformer
interwinding capacitances. Because these parasitic provide the circulating path for the
noise. In the matter of differential mode noise reduction, leakage inductance reduction is
quite effective. Because it leads to lowering the noise current circulating in the loops and
reduce the spikes in the current and voltage waveforms. In the optimization process, with
the fixed number of turns (N), the magnetizing inductance does not change and only
parasitic capacitances and leakage inductances were modified. In other words, the proposed
optimization method does not affect other operating parameters and only focus on the EMI
reduction in the system. A depth analysis regarding the mentioned points is discussed in
[36]. As discussed in [36], the EMI mitigation process with respect to the optimization of
the HF transformers not only depends on the impedance analysis but also is independent
from operating parameters.

6. ANALYSIS OF PA R A SITIC PA RA M ETERS

In sections 3 and 4, leakage inductance and parasitic capacitance are formulated
for the transformer structure. The obtained analytical expressions can be applied to any
high voltage level, high power rating, frequency, and core volume. Additionally, in section
V, the optimal design graphs for the transformer structure are obtained. In this section, to
validate the analytical models of the parasitic parameters the transformer structure and

62
winding arrangement is investigated. To remove the effect of impedance transferring from
secondary to primary, the turn ratio is set to 1. Moreover, in this section, FEM and
experimental results are obtained and compared with the analytical models.

6.1. AN A LY TICA L V ER IFIC A T IO N I
By solving equations (11) and (42) and by increasing the width of the window
area (w), the leakage inductance variation and the parasitic capacitance variation for both
the conductive and nonconductive cores are shown in Figure 16. Since the number of turns
for both the primary and secondary is assumed to be fixed, as the w increases, the height
of

the

window

area

(h1

and

h2)

decreases,

so

that

the

area

of

each

window (w x(h1+h2)) is constant. In other words, by increasing w, the layers (m1 and m2)
increase, and the number of conductors per layer (n1 and n2) decrease. The number of turns
is 400 and equations (45), (46) are still valid. The results of Figure 16 are based on the
analytical model expressions shown in sections 3 and 4. In order to validate these results,
3D-FEM simulations are used. Figure 17 shows the front view of the magnetic field
strength distribution during the short circuit test, and Figures 18 and 19 show the front view
of the electric displacement field distribution. The window area parameters are shown in
Table 1.
Table 2 show the parasitic parameter results from FEM simulations. In the analysis,
the insulation material that used as bare conductor insulator is silicon varnish with
dielectric constant and a dielectric strength of 3.1 and 120kV/mm, respectively. Also, the
bobbin material is ABS plastic, with a dielectric constant and dielectric strength of 2.2 and
25kV/mm. The copper conductivity is considered 5.8x107. The core considered both
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conductive and non-conductive in the analysis based on the Ferrite-MnZn and FerriteNiZn. By comparing the results o f Table 2 and Figures 17-19, it is clear that as the magnetic
and electric fields intensify the parasitic values increase. Also, Table 2 and Figure 16 show
that the analytical expressions and FEM results are in a good agreement.

Table 1. Window area parameters of the transformer structures used for FEM.

Transformer Types
Type I
Type II
Type III
Type IV
Type V

h 1+h 2 (Window
Height (mm))
180
90
60
30
10

w (Window Width
(mm))
10
20
30
60
180

Table 2. Leakage inductance and parasitic capacitance. The results are for the transformer
structures shown in Figures 17-19 that resulted from FEM simulations.
Transformer
Type

Leakage
Inductance
(mH)

Type I
Type II
Type III
Type IV
Type V

62.33
24.61
15.84
10.34
1.76

Conductive
Core Parasitic
Capacitance
(pF)
54.74
48.53
33.61
56.87
158.63

Nonconductive
Core Parasitic
Capacitance (pF)
6.87
13.67
15.46
34.31
147.15

6.2. AN A LY TICA L V E R IFIC A T IO N II AND EX PER IM EN TA L RESULTS
In the previous section, Analytical Verification I, the parasitic parameter variations
obtained for a fixed number of turns and a constant window area. In this section, the leakage
inductance and the parasitic capacitance of the transformer structures, which have different
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numbers of turns, window width, and window height, are calculated by equations (11) and
(42). Also, the results are compared to the FEM simulation and the experimental results.
Based on the optimization results, these structures and dimensions show an approximated
optimized behavior in case of parasitic parameters and that is the reason of choosing these
structures.

Table 3. Window area parameters of the transformer structures shown in Figure 20.

Transformer
Types

h1+h2
(Window
Height

w (Window
Width (mm))

Number of Turns
(N)

Type a
Type b-1
Type b-2
Type c

(mm))
60
45
45
30

30
45
45
60

400
400
450
400

M ag n etic D esig n

Based oil the
O p eratin g S ystem

/ E M I N o is e '

Choose

Electric and
P arasitic

Analysis

D e fin e C o st
F u n ctio n

P areto
O p tim al
T ec h n iq u e

Constrains

cost F ra c tio n V i?ES
L ev el is
^ S a tis f y in g ?

/

/

FEM/ '

E x p erim e ntal
R esu lts arc
^ S a tis fy in g ? ,

L e v e l ill
A g re em en t

with
J E C M 80 0 -3 ?,

Figure 15. Optimization flowchart diagram.

Table 3 shows the window area width and height for each structure. Types a, b, and
c in Table 3 are the same as Figure 20. Note that equations (45), (46) are still valid. Figure
21 shows the magnetic field strength distribution during the short circuit test in the
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transformer structures. Also, Figure 22 shows the electric displacement field distribution
in the transformer structures. The experimental results for the transformer structures are
shown in Figure 23. The experimental measurements were achieved by using the HP
Hewllet Packard 4284A and IET DE-6000 LCR meters. Figure 24 shows the leakage
inductance and the parasitic capacitance values that resulted from using different methods
for the transformer structures shown in Figure 20.

(a)

(b)

(c)

(d)

(e)
Figure 17. Front view of the magnetic field strength distribution (A/m). a) Type I. b)
Type II. c) Type III. d) Type IV. e) Type V.
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XlO'

(a)

(b)

(c)

(d)

(e)
Figure 18 Front view of the electric displacement field (C/m2) distribution. a) Type I. b)
Type II. c) Type III. d) Type IV. e) Type V.

(a)

(b)

(c)

(d)

(e)
2
Figure 19 Front view of the electric displacement field (C/m2) distribution. a) Type I. b)
Type II. c) Type III. d) Type IV. e) Type V.

(a)
(b)
(c)
Figure 20. Transformer structures and the winding arrangements.
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(a)
(b1)
(b2)
(c)
Figure 21. Magnetic field strength distribution (A/m). a) Type a. b1) Type b-1. b2) Type
b-2. c) Type c.

(a)
(b1)
(b2)
(c)
Figure 22. Electric displacement field distribution (C/m2). a) Type a. b1) Type b-1. b2)
Type b-2. c) Type c.

As is shown in Figure 24, there is an appropriate agreement among the results of
all three methods. The maximum deviations from the experimental results are in agreement
with the error analysis preformed in [34]. Therefore, the experimental results and the FEM
results verify the analytical models. In the analytical models shown in section 3 for the
leakage inductance, the frequency plays an important role. As the frequency increases, the
leakage inductance is expected to decrease, due to the skin effect. Figure 25 shows the
frequency response of the leakage inductance for the structures shown in Figure 20. As is
shown in Figure 25, increasing the frequency decreases the skin depth in equation (8),
intensifies the skin effect, and results in changing of the leakage inductance.
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(a)

(b)

(c)

(d)

(e)

(f)

EL.

(g)
(h)
Figure 23. Experimental results. a) Leakage inductance of type a. b) Parasitic capacitance
of type a. c) Leakage inductance of type b1. d) Parasitic capacitance of type b1. e)
Leakage inductance o f type b2. f) Parasitic capacitance of type b2. g) Leakage inductance
of type c. h) Parasitic capacitance of type c.
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20
0
Analytical Method
FEM
Experimental Method

Type
a
16.881
15.843
15.126

Type
b1
14.512
14.021
13.249

Type
b2
16.218
15.625
14.749

Type
c
11.413
10.361
9.723

(a)

80
60
40
20
0
■Analytical Method
■FEM
■Experimental Method

Type a
35.27
33.61
30.19

Type b1 Type b2
46.32
51.27
43.78
45.96
39.15
49.79

Type c
54.88
56.87
63.41

(b)
Figure 24. Leakage inductance and parasitic capacitance of the transformers. a) Leakage
inductance (mH). b) Parasitic capacitance (pF).

Figure 25. Frequency response of the leakage inductance.
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(c)
Figure 26. EMI noise level after using pareto-optimal techniques. a) pareto-optimal
technique I. b) pareto-optimal technique II. c) pareto-optimal technique III.
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6.3. E M I N O ISE LEV EL A FT E R IM PL E M E N T IN G PA R ET O -O PTIM A L
TECH N IQ U ES
The pareto-optimal techniques and constrains that described in section 5 are
implemented to the high voltage pulse transformer of the system that is shown in Figure 1.
As mentioned before, in order for lowering the EMI noise level under the standard limits,
the EMI propagation should be blocked from circulating through the transformer parasitics.
Before the optimizations, the EMI noise level (that is shown in Figure 5) is far greater than
the IEC61800-3 limits. Figure 26 shows the EMI noise level of the system after
implementing the pareto-optimal methods. Three pareto-optimal techniques described in
section 5 are investigated here for noise attenuating. Figure 26(a) is the EMI noise level
after optimizing with pareto-optimal technique I, Figure 26(b) is the EMI noise level after
optimizing with pareto-optimal technique II, and Figure 26(c) is the EMI noise level after
optimizing with pareto-optimal technique III. All of the pareto-optimal techniques could
lower the EMI noise under the IEC61800-3 limits. The IEC61800-3 limits are 79dB(uV)
and 73dB(uV) for the frequency band of 150kHz - 500kHz and 500kHz - 30MHz,
respectively. All the techniques here are effective for the aim of EMI noise attenuating.
However, using which pareto-optimal techniques depend on the design strategy and costs
of the project.

7. CO NCLUSIO N

In order for increasing the efficiency and improving the performance of power
conversion systems, it is very important to comply with EMC regulations and standards.
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Especially, the new generation of power converters, due to the advent of new fast switches
such as SiC and GaN. In this paper, the transformer geometry that shows an important
effect on the EMI propagation is optimized and the results could be used in the HF
transformer optimization for reducing the EMI in the AC-DC / DC-DC / DC-AC
converters. This paper, analyzed a power application that designed to perform with SiC
switches. The results not only present accurate parasitic parameters modeling but also
present how the HF transformer can be optimized for EMI purposes and also shows the
EMI variations based on the models and optimization. The EMI noise level of the system
was obtained and compared to the IEC61800-3 standard. The optimized geometry
structures were designed to show low-level parasitics. For this aim, pareto-optimal
techniques implemented into the cost function that defined based on the transformer
parasitics. The optimization could reduce the EMI propagation and reduce the EMI noise
under the IEC61800-3 standard limitations. As concluded in this paper, optimizing the
parasitics of the HF transformer is very effective in EMI mitigation and can remove the
necessity of using filters and other passive elements. In conclusion, the parasitic values in
power electronics system can be adjusted/limited by optimizing geometry structure of the
HF transformer. Therefore, the parasitics cannot flow from a winding to the other windings.
As shown in this paper, HF magnetic components optimization can reduce the EMI noise
level under the standard limits and in some cases this optimization technique can lead to
remove/minimize the EMI filters.
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III. EM C M O D E LIN G AND CONDUCTED E M I ANALYSIS F O R A PULSED
PO W E R G EN E R A T O R SYSTEM IN C LU D IN G AND AC-DC-DC PO W E R
SUPPLY

A BSTRACT

High voltage (HV) pulsed power generators are very important in plasma
generation in corona discharge reactors. With the advent of new fast switches technologies
such as silicon carbide (SiC) and gallium nitride (GaN), electromagnetic interference
(EMI) noise in such systems is very challenging. In this paper, electromagnetic
compatibility (EMC) modeling and conducted EMI analysis for a pulse generator including
an AC-DC-DC power supply are developed. Moreover, the common mode (CM) EMI
noise propagation through the system is discussed and the noise sources and effect of each
component on the noise flowing are analyzed. The AC-DC-DC power supply role is also
investigated and since there is an isolation stage in the system the effect of high frequency
(HF) transformers that provide a flowing path for noise is also studied. Additionally, the
CM impedance of different parts of the system as well as the noise voltage are discussed
by regarding different values for parasitic parameters of the system. As the system noise
level could not meet IEC61800-3 standard, EMI attenuation techniques were applied to the
system. By using balance technique and adding filtering inductor as a decoupling
inductance, the EMI noise is reduced. Furthermore, an EMI filter optimized and designed
for the power supply system that could reduce the EMI noise level. However, by using
some EMI reduction techniques that are explained in the paper, the size of the required
EMI filter is reduced. In this paper, EMC modeling, conducted EMI analysis, and EMI
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reduction techniques led to higher performance and efficiency and lower size of EMI filter
that reduced the overall size of the system.

1. IN TRO D U C TIO N

The efficiency and performance of power electronic converters are highly under
influence of the flowing EMI noise in the system. Removing and/or reducing EMI noise in
the systems not only enhances the overall performance and power density but also leads to
less expensive, smaller, and more reliable converters [1]-[3]. Modeling and analyzing EMI
noise in converters and applying noise attenuating methods can lead to removing or
minifying the EMI filters [4], [5]. In some converters, the EMI filters include 30% of the
size and mass of the converters. On the other hand, due to the complexity of the electronic
systems and new devices, the EMC standards are stricter on the new coming power
electronic converters such as the converters used in pulse generators, electric vehicles, and
extremely fast charging systems.
Power electronic switches are the main source of EMI noise in the systems, also
the parasitic capacitances between drain and heat-sink of the switches provide a flowing
path for the CM noise [6]-[8]. Moreover, in many converters due to the safety and technical
requirements, HF transformers are an essential part of the systems [9], [10]. In the HF
transformers the parasitic capacitance between the windings (inter-winding capacitance) is
the main path of CM circulation in the power electronic systems [11]. Analyzing the EMI
sources and impedances is the main key in studying noise models and EMI reduction
techniques of the systems.
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AC-DC-DC power supply are among the most popular and practical power
conversion systems. There are several switches in AC-DC-DC systems due to two-stage
power conversion and in many cases, there are HF transformers as well. Fig .1 shows the
AC-DC-DC converter and pulse generator that is used in this paper. The pulse generator
includes resonant capacitor charger and pulse shaping unit. The pulse generator used in
this paper is based on the scheme explained in [12]. In this converter the rectifier that is
placed after the line impedance stabilization network (LISN), provides relatively low
impedance for CM EMI sources. Also, dual active bridge (DAB) DC-DC converter
including an HF transformer alter the DC voltage level in the system and due to the HF
transformer, a low impedance path for the noise circulation is observable. In this converter
there are 16 main CM noise sources that lead to CM noise circulation in the system due to
the impedance of the switches and magnetic parts of the converter. The output of the ACDC-DC system is connected to the HV pulsed power supply that is used in non-thermal
plasma reactors. By advent of new SiC and GaN switches, which show high dv/dt and di/dt,
analyzing EMC is necessary in pulse generators to guarantee the robust generation of
plasma in corona discharge reactors [12].
In [13], the EMI analysis for converters are studied and modeled. However, lack of
accuracy and ignoring parasitic effects and impedances are the main problems. In [14],
EMI models and noise reduction techniques are discussed as well, but the proposed
methods and attenuation techniques cannot apply for an AC-DC-DC power converter. On
the other hand, some proposed methods such as [15] are only acceptable for a certain range
of frequencies. In [16], by using balance technique, noise is reduced and this method
removed the necessity of the EMI filters. In [17], the balance technique is discussed for
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inverters and converters. In [18], the EMI analyzed in a series rectifier and inverter to drive
a three-phase motor. The proposed methodology in that paper is effective for a suitable
range of frequencies. However, the discussed converter did not include an isolation stage
and HF transformer in the analysis. Furthermore, in [19], parasitic capacitance analysis is
studied for the magnetic parts of an LLC converter. In that paper, CM noise impedances
are analyzed and the CM noise voltage is reduced. Regarding parasitic impedance analysis
in HF transformers, reference [20] investigated a detailed model for analyzing and
measuring of those parameters. However, the mentioned models and techniques were not
considered in an AC-DC-DC converter with rectifier and DAB. In [21], a boost DC-DC
converter is studied and the CM noise model is investigated. In that paper the equivalent
circuit of each part of the converter, is extracted for HF /VHF and by using superposition
theorem, different EMI sources are analyzed. By considering the methods and models used
in the aforementioned references it can be concluded that, analyzing EMI models for each
converter and system require different methods and novel analysis.
In this paper, conducted CM EMI noise modeling of a pulse generator including an
AC-DC-DC power supply is developed. The EMI equivalent circuit of the system is
explained and the effect of each component and each noise source is investigated.
Moreover, the noise flowing into the isolation stage of the AC-DC-DC system that provides
the path for noise circulating is analyzed. The CM noise voltage level and impedance of
the system are investigated and calculated. Furthermore, the effect of different parasitic
parameters values on the CM noise voltage is studied. Additionally, an optimized EMI
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Rectifier

Dual Active Bridge

Resonant Capacitor
Pulse
Charger
Shaping
Figure 1. Pulse generator system including the AC-DC-DC power converter.

filter is designed and studied and the effect of that filter on the power supply CM noise
voltage level is analyzed. As well, EMI noise reduction techniques are explained and used
for this system and by applying those methods the EMI level is reduced significantly to
meet IEC61800-3 [22] limits. Contributions of this paper are analyzing EMI noise and
developing new reduction techniques for a pulse generator system by considering the
power supply. In more detail, a novel method of EMI analysis and CM noise attenuation
techniques for the pulsed power systems are proposed by considering the noise propagation
o f the feeding power converter. The EMI sources are considered based on the SiC switches
noise behavior. Moreover, optimized EMI filters for pulsed power applications are
designed and developed by considering both magnetic and parasitic behavior, which lead
to filter minimization or filter-free systems.

2. E M I N O ISE M O D ELIN G

EMI noise consists of CM and differential mode (DM) noise. CM noise is far
greater than DM noise in this system. Based on the analysis, the CM EMI noise is at least
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EMI Measurement Port
Figure 2. CM conducted EMI model of the whole system.

ten times greater than DM noise. Hence, the CM noise is the main problem regarding EMC
issues. In order to find the CM EMI noise in the system depicted in Figure 1, the EMC
model for noise analyzing is illustrated in Figure 2. Two LISNs as low-pass filters and
known impedances are placed after the AC system for noise measurement purposes and
filtering the AC source harmonics injecting into the system. The approximate equivalent
impedance of two LISNs is considered 25Q. In order for reducing the EMI noise in the
system, a fully coupled inductor is placed before the rectifier. As shown in the model, the
switches are considered as noise sources, the inductors and capacitors are modeled for HF
and VHF with parasitic components, and the heat-sink to ground parasitic capacitances of
the switches provide CM noise path. Based on the source substitution theorem [23],
switches S1, S2, S5, S6, S9, S10, S13, S14, and S15 are considered as current sources and
switches S3, S4, S7, S8, S11, S12, and D1 are considered as voltage sources. These
current/voltage sources are the same as drain to source current/voltage waveforms of the
corresponded switches and anode to cathode voltage waveform for D1 diode.
In the EMC model of Figure 2, based on the superposition theorem in the circuit
theory, the CM noise does not flow in the loop made by upper switches. Thus, those
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switches are open-circuited. Among the capacitors C1, C2, C4, and C5 are considered
relatively large, thus these capacitors can be modeled as short-circuited in the CM noise
model at high frequencies and the series inductors and resistors of these capacitors can be
ignored. Also, the effect of the anti-parallel diodes of the switches are negligible in the
CM noise propagation.
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Figure 3. Winding arrangement of the HF transformer at the right window. a) primary
and secondary wound on each other. b) Interleaved configuration with P-S-P-S
arrangement. c) Interleaved configuration with P-P-S-S arrangement.

The other important impedance in the CM noise modeling, which provides the main
path for the EMI noise is the transformer inter-winding capacitance. As shown previously
in [24], due to the skin effect, the leakage inductance value in high frequencies is negligible.
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Figure 4. Reduced circuit of the CM conducted EMI model.

(a)

Figure 5. Equivalent circuit and thevenin model. a) Equivalent circuit of the CM
conducted EMI model. b) Thevenin equivalent model of the system.

Moreover, the four-capacitor model of the transformer can be reduced to a 2-capacitor
model without compromising the accuracy of CM noise flowing [10]. Following equations
describe the CM current flowing through the parasitic capacitors of the HF transformer:
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i-cm-Tl ~CpslTl ^t (yprilTl

^seclTl^ ^ Cps3Tl ^.^Ypri2j1

icm-T2 = CpslT2 ~j^(yprilT2 _ KseclT2) +

^sec lf^)

^ps3T2 ~[t (ypri2T2

(1)

~^seclT2) (2)

Also, CpslTi, Cps3 , Cpslj,2, and Cps3j,2 values depend on the transformer structure and
winding arrangements. By using the following expression and the method used in [10],
[20], the parasitic capacitances should satisfy the following energy equation:

^psl(Vpril_Tlor2 ~^secl_Tlor2)

7 Cps3 (Vpri2_Tlor2 ~^secl_Tlor2~) ~
(3)

y _ y ^ — Vprii_Tior2 vpri2_Tior2 VseciTior2 ~vsec2_Tior2
Vi
sj
m1
m2

(4)

Vp. and V§j are the voltage of the primary and secondary conductors, respectively and Cp.s .
is the capacitance between primary and secondary conductors. m 1 and m 2 are number of
layers in primary and secondary, respectively. Rest of the variables are shown in Figure 2.
Consequently, the CM current can be expressed approximately by the following equation:

icm-TlorT2 ~ Zj =i Z_/=i ^PiSj ^ (Vpi

Ks,)

Figure 6. Magnitude of the Z 12 impedance.

(5)

86

Figure 7. CM noise voltage of the system.

Cp.s . depends on the winding arrangement and the transformer structure. In Figure 3, three
winding arrangements are depicted. In these winding arrangements the primary and
secondary are wound on each other on the middle leg of an EE core. Figure 3(a) is the
regular winding arrangement with P-P-P-S-S-S configuration, Figure 3(b) is the
interleaved winding arrangement with P-S-P-S-P-S configuration, and Figure 3(c) is the
interleaved winding arrangement with P-P-S-S-P-P-S-S configuration. These three
arrangements are analyzed here since these configurations are more practical and popular
in HF isolation applications. The interleaved configurations are used to lower the leakage
inductance of the transformer but the parasitic capacitance of the interleaved configurations
is higher than regular arrangements. For the rest of this paper, Figure 3(a) is considered for
analysis.
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Cp.s . for Figure 3(a):
2e-n-min {n1tcondpri &n2tcondsec]

CpiSj =

W2.+ m 1 t c o n d

p r i. + (_/ 1) tc o n d s e c + t in ssec

D
2+ltcondp r i

(6)
o

^pri

Table 1. System parameters.

Parameter
P system
V ac
Vr_output
DAB DC-DC
Converter
Vmax
fr
fDAB
fpg
L1
L2
L3
C1
C2
C3
C4
C5

Parameter
description
System power
RMS voltage of
the AC source
Rectifier output
voltage
DAB voltage

Parameter value
1500 VA
110 V
140 V
140 V- 400 V

Pulse generator
maximum output
voltage
Rectifier frequency
DAB frequency
Pulse generator
frequency
L 1 inductance
L 2 inductance
L 3 inductance
C 1 capacitance
C2 capacitance
C3 capacitance
C4 capacitance
C 5 capacitance

20 kV
500 Hz
1400 Hz
1800Hz
20mH
22uH
22uH
1200uF
1500uF
15nF
2uF
1uF

Cp.s . for Figure 3(b):
CPiSj —

2s-n-min {n1tcondpri &n2tcondsec}
a!
2 + ) t c o n d v r i + J t c o n d s e c + t in s sec

~ ~1)tcondsecT^inSpri}
2+ltcondprj+tl

(7)
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Cp.s . for Figure 3(c):
2s-n-min {n1tcondpri &n2tcondsec}

■j+U-i-5)tCondvri+jtcondsec+tinssec

(8)

----------- -----------------------)

~2 + ''t c o n d p r i + ( i ~ 1'5'>t c o n d s e c ~ t in S p r i

Wi, n2, t condpr., t condsec, t inSpr., t inSsgc, and D are number of conductors per layer for
primary, number of conductors per layer for secondary, primary conductors’ thickness,
secondary conductors thickness, insulation thickness between primary conductors,
insulation thickness between secondary conductors, EE core middle leg depth,
respectively. Consequently, by using the above equations for Cp.s ., the CM current flowing
through the transformer can be calculated by the aforementioned equations.
By considering the mentioned points, the EMC model can be reduced to Figure 4.
Furthermore, by using superposition theorem and considering this fact that the CM noise
cannot flow in the loops and must pass through the LISN, the EMC model can be simplified
to the equivalent circuit of Figure 5(a). Therefore, only voltage sources of V s3, V s4, V s7,
V s8, Vsii, Vsi 2 , and V di are important in the CM noise model. The other noise sources
influence the DM noise model. V 3 4 , V 7 8 , and V 1 1 1 2 are the equivalent noise voltage source
and the average value of (V s3, V s4), (V s7, V s8), and (Vsii, VS1 2 ), respectively. Likewise,
Cps13, Cbce, and Cghkl are the parallel capacitances of (Cpsi, Cps3), (Cb, Cc, Ce), and (Cg, Ch,
Ck, Cl). Additionally, by using Thevenin theorem, the reduced circuit of Figure 5(a) can
represent in Figure 5(b). Inductor line of the system and CM filter is combined into Z 1 2 .
The coupled inductor of the CM EMI filter is assumed to be fully coupled (fc=1). Also, Za,
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Zbce, Zd, Zf, Zghki, Zr, and Zpsi3 are the corresponded impedance of the Ca, Cbce, Cd, Cf, Cghki,
Cr, and Cps13 capacitors. C t, Zth, Vth, Vcm, and Z 12 are shown in the following equations:

Ca — Cr + Cghki + 2 Cf

(9)

CA-C;PS13
CB = ^A+Cps13

(10)

CT = CB + 2.Cd + Cbce + 2Ca

(11)

1

Zth —

(12)

2Za
Vth = ---------------------- — ---------------------- 7 , 4 2Za^[(.Zr\\Zghkl\\(2Zf')')+Zpsi3]\\(2Zd)\\Zcbe

(2Za)\\Zcbe

v78 +

(2Za)\\Zcbe^[(Zr\\Zghkl\\(2Zf')')+Zpsi3'l\\(.2Zd)

[((2Za)\\ZCbe\\(22^))+ZpS13]\\(2Z^)
■V
[((22a)\\Zc^e\\(2Z^))+ZpS13]\\(2Z^)+Zr \\Zghki 1112
[((2Za)\\Zc^e\\(2Z^))+ZpS13]\\(2Z^)\\Z^^^;
V
[((2Za)\\Zc^e\\(2Z^))+ZpS13]\\(2Z^)\\Z^^^;+Zr D1

v _
VCm ~

^12

ZLISN
r,

,r,

,r,

Z L IS N +Z i2 + Z th

\j • <0 • ( 1 + £)■

v
VtR

(13)

(14)
1

i^o>^2Ci1

_________y^RLi(i+fc)^i_________
2Rli—2bfiRiJ'L
+y"2w(l+fc)L^

(15)

Additionally, to consider the influence of skin effect, equation (16), model the frequency
effect in the inductors by using Kelvin functions based on the Bessel functions.

L( m ) =L i n i t i a l

VD\ u ,,V2D.
4V28 ^ { ^ } beii :§ i ) - bei — Yben (v^)_
,ZV2D)1
D
[fcer'(Vir)]2+[fcei'P i^)]2

(16)

In the above equation, D is conductor diameter and S is the skin depth that is defined in the
following equation:
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2

(17)

Equations (16) and (17) are based on the analytical modeling of HF isolation applications
that discussed in [25] and [20], respectively. In equation (16), ber, her ' , bei, and bei' are
Bessel functions. Modeling the skin effect led to accurate results and exact inductance
values in HF that is important in EMI modeling and noise attenuation.

3. IM PED A N CE AND C M V O LTA G E ANALYSIS

In this section, impedances and CM noise voltage of different parts of the system
is analyzed. Additionally, the effect of various capacitances and different inductance values
of the EMI filter on the CM noise voltage is analyzed. Table 1 shows the system
parameters, which are used in the analysis. As is clear in the previous section equations,
the system CM noise voltage depends on the Z 1 2 , Zth, and Vth and these parameters are
under influence of the parasitic values of the system. Hence, changing and controlling the
parasitic values is a key method in CM noise voltage attenuation, especially at HF
frequency bands.

3.1. CM N OISE V O LTA G E ANALYSIS IN TH E SYSTEM
CM noise voltage and impedance of the system including AC-DC-DC power
supply and pulse generator is shown and analyzed here. Figure 6 shows Z 12 impedance,
which is the combination of the CM EMI filter and line inductor impedances that is shown
in Figure 2. Since L 12 (corresponded inductance of Z 1 2 ) is in order of mH and C t is in order
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of pF/nF, in the EMI range of 150 kHz-30 MHz, Z 12 impedance is much higher than Zth.
Thus, by considering equation (14), Z 12 is the main impedance that controls the CM noise
voltage. Z 12 impedance increases up to 1.5MHz. After 1.5MHz, Z 12 impedance decreases
due to the parasitic capacitance and the skin effect of the inductor. Changing Z 12 impedance
by using different inductance values and different inductors lead to lower CM noise
voltage. Also, changing the CM filter location from AC side to DC side can alter the CM
voltage.

(a)

(b)
Figure 8. CM noise voltage of the system with variable L 1 . a) Frequency band of 150kHz
- 1MHz. b) Frequency band of 1MHz - 30MHz.
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Figure 7 shows the CM noise voltage of the system without Z 12 EMI filter, the CM
noise voltage of the system with filter, and IEC61800-3 standard limits. The IEC61800-3
limits for this category are 79dBuV and 73dBuV for the frequency band of 150kHz 500kHz and 500kHz - 30MHz, respectively. Comparing these curves shows the
importance of the CM inductor in the system. Additionally, it is clear in Figure 7 that in
the system without the filter, the CM voltage is above the standard limit at the large
frequency band of 260kHz - 30MHz. In the system including the filter, the CM noise
voltage does not meet the standard requirements at frequency 170kHz - 450kHz, 500kHz
- 1.2MHz, and above 4.4MHz. In spite of the effectiveness of the CM filter, it cannot
completely satisfy the standard requirement and this means that other methods should be
taken or/and the filter should be optimized.
Because of Z 12 dominance over the Thevenin impedance, the inductor of the EMI
filter can change the CM noise voltage in a wide range. However, the skin effect, parasitic
capacitance, and parasitic resistance of the filter prevent the linear relation of the
inductance value and the CM noise voltage over the frequency band of 150kHz - 30MHz.
By varying the inductance value of the EMI filter, the CM noise voltage is calculated over
the EMI frequency range and depicted in Figure 8. For a better visibility, Figure 8(a) shows
the variation in the frequency band of 150kHz - 1MHz and Figure 8(b) shows the
frequency band of 1MHz - 30MHz. As is clear in Figure 8(a), as the inductance increases
the CM noise voltage peak reduces but occurs at a lower frequency. Moreover, in Figure
8(b) it is clear that lower inductance leads to high CM noise voltage and significant
divergence from the IEC standard limit. However, Figure 8(b) shows that at the frequencies
higher than 10MHz, the effectiveness of the inductor is decreased significantly. The other
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important impedance that controls and affects the CM noise voltage is Zth. As is clear in
(14), Zth is a major player in the CM noise voltage. The effect of Zth is not as much as Z 1 2 .
However, this impedance has a significant role along with Z 12 for CM EMI
attenuation. As shown in the equations of section 2, Zth is directly related to Ct. selecting
different switches and components for the system as well as adding capacitance to some
specific parts of the system can change Ct that led to different Zth. In order to illustrate the
effect of Ct on the CM noise voltage, Figure 9 shows the 3-D variation of the CM noise
voltage over frequency and parasitic capacitance. Figure 9 is showing the CM noise voltage
of the system including the EMI filter. For better visibility Figure 9 is depicted in four
parts.

(a)

(b)

(c)

(d)

Figure 9. CM noise voltage of the system with variable Ct. a) Frequency band of under
1MHz and Ct of 0-1000pF. b) Frequency band of 1MHz - 30MHz and Ct of 0-1000pF.
c) Frequency band of under 1MHz and Ct of 0-8nF. d) Frequency band of 1MHz 30MHz and Ct of 0-8nF.
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Figure 10. CM noise voltage of the system. The Frequency band is 150kHz - 30MHz and
Ct of under 50pF.

Figure 11. Sensitivity of the CM noise voltage to L 1 in the whole system.

Figure 9(a) and (b) show the CM noise voltage variation for parasitic capacitance
between zero and 1000 pF and Figure 9(c) and (d) show that variation for 1nF - 10nF.
Also, Figure 9(a) and (c) show the CM noise variation for frequency band of 0 - 1MHz
and Figure 9(b) and (d) show that variation for 1MHz - 30MHz. As is clear in Figure 7 and
Figure 9, at lower values of CT, the difference between the CM noise voltage and
IEC61800-3 is the lowest. For the frequency band of 1MHz - 30MHz, the CM noise
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voltage does not change significantly for the parasitic capacitances that are higher than
100pF. Figure 10 shows the CM noise voltage over the frequency band of 150kHz -30MHz
with Ct of under 50pF. As is clear in this figure, the CM noise voltage is under the limits
of IEC61800-3.
Since, in most of the power electronic systems, Ct is expected to be higher than a
few hundreds of Pico Farad, the noise attenuation strategy should focus on reducing Ct
and/or designing an effective EMI filter. A trade-off is expected between the filter volume
and adding new components to the system. Furthermore, in order for analyzing the
sensitivity of the system to L 1, the following equation is defined:
r V c m _ dVcm.
’Ll
dL1

'

L1
Vcm

(18)

This equation shows the sensitivity of the CM noise voltage to L 1 in the EMI
frequency band. Figure 11 shows the sensitivity function. As is clear in this function, the
CM noise voltage sensitivity at 250kHz is the highest and after this frequency the
sensitivity decreases. This variation shows that at higher frequency bands the role of
parasitic parameters in the CM noise voltage intensifies. Therefore, in EMI filter designing
or other attenuation methods, the strategy should be based on decreasing the parasitic
parameters influence after 250 kHz and/or placing EMI attenuation passive components by
regarding the mentioned frequency.

3.2. CM N OISE V O LTA G E ANALYSIS IN AC-DC-DC P O W E R SUPPLY

In this part, the CM noise is analyzed for the AC-DC-DC power supply including
the AC source, rectifier, and DAB DC-DC converter. This system is a popular system in
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power conversion and its analysis can lead to performance improvement and efficiency
enhancing.
Figure 12 shows the CM noise voltage in the AC-DC-DC power supply with
different Cts. As shown in the last part, for limiting the CM noise voltage under the
IEC61800-3 standard, Ct should be decreased and optimized along with the CM EMI filter.
By assuming that Ct is optimized to lower the CM noise voltage, Figure 12 shows the
variation of the CM noise voltage with the regular EMI filter and line inductor (Z12) and
Ct with Pico Farad order values. With a Ct of 1000 pF, the CM noise voltage is higher
than the standard at the frequency bands of 150kHz - 400kHz, 500kHz - 600kHz, and
higher than 8MHz. For Ct of 100pF and 50pF, the CM noise voltage decreased and
improved. However, these capacitance values do not meet the IEC61800-3 at some
frequency bands. For Ct of 10pF, the CM noise voltage meets the standard better than other
capacitances, however for the frequency band of 17MHz -30MHz other attenuation
methods should be considered as well.

Figure 12. CM noise voltage of the AC-DC-DC power supply with different Cts.
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Figure 13. EMI filter circuit with parasitic parameters.

3.3. O PT IM A L E M I F IL T E R D ESIGN F O R AC-DC-DC P O W E R SUPPLY
In order for effective designing of the EMI filter, Figure 13 shows the CM EMI
filter with the components and parasitics. To find the inductance, capacitance, and parasitic
values of the filter, equation (19) is defined. This equation is the difference of the CM noise
voltage of the AC-DC-DC system and IEC61800-3 standard.

F -V c m

Vcm - 79 dbuV
VcmIEC- ^ V c m _ 7 3 dbu]/

150 kHz < f < 500 kHz
5 0 0

k H z < f < 3 o MHz

(19)

Moreover, fcm1 and fcm2 , which are the cut-off frequencies are defined by the following
equations:

F(lS0kHz) _ |7cm(@/=150fcffz)-79|
HF
fcml = 150 kHz - ^(@/=150fcHz)
-^|7cm-79|
(@/=150fcffz)
aj
aj

(20)

F(30MHz) __ |Vcm(@f=30MHz)-73|
HF
fcm2 = 30 MHz - 2j(@f=30MHz
) -^:|Vcm-73|(@f=30MHz)

(21)

Additionally, by following the procedure explained in [5] and [26], Lcm and the parasitics
of the filter shown in Figure 13 can be found by the following equations:
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Lcm

1

(22)

8-n2-fcml 'Cqm

max {Lwire} =
max {EPCLcm}

EPLC

CM

8-n2•fcm2 'fcmi 'CCM
1

(4-n2-fcm2)-(Lwirel

EPLC
-

)

(23)
(24)

The filter is designed based on the toroidal core in four different structures and
winding configurations. Figure 14 shows the toroidal core and the side view and front view
o f the inductor and Figure 15 shows two winding arrangements used for the inductor. By
assuming a MnZn ferrite core with a permeability o f 1000, maximum flux density o f 0.4T,
30 turns per winding, and by using AWG#11 for the conductors o f the windings, the filter
parameters are shown in Table 2. Type I and Type II are the same as winding arrangements
o f Figure 14(a) and Type III and Type IV are the same as winding arrangements o f Figure
14(b). Table 2 shows the difference o f the parameters for different winding arrangement
and configuration o f the same filter. For showing the temperature stability o f the filter, by
using FEM, Figure 16 depicts the temperature distribution and the temperature rise o f all
four types o f the filters at steady state conditions. As is shown in Figure 16, the maximum
temperature in the filters will be 390 K° that is a 97 K° temperature rise from the room
temperature, which is under the limits o f the IEC62477-1 [27] standard.

(a)
(b)
(c)
Figure 14. Torioidal core views. a) Toroidal core. b). Front view o f the toroidal core c)
Side view o f the toroidal core that shows the depth o f the core.
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Figure 15. Winding arrangements of the inductor. a) Toroidal core with 3 layers for each
winding. b) Toroidal core with 1 layer for each winding.

Table 2. Filter parameters.
Parameter

Type I

Type II

Type III

Type IV

A(mm)

72

94

72

94

B(mm)

28

14

28

14

H(mm)

80

50

80

50

LoM(mH)

12.5

12.5

12.5

12.5

CcM(nF)

7.5

7.5

7.5

7.5

EPRLCM(kQ)

9

9

14

14

EPClcm(p F)

64

56

25

18

Lwire(uH)

7.5

7.5

4.3

4.3

EPLccM(nH)

7

7

7

7

EPRccM(mQ)

180

180

180

180

By using the designed filter and assuming the Z 12 is as the line inductor of the
system, the CM noise voltage for different Cts are shown in Figure 17. As is shown in
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Figure 17 the CM noise voltage is controlled under the standard limits for all four possible
Ct of the system. However, the CM filter does not show significant progress compared to
the conventional EMI filters regarding performance, volume, and power loss. Hence,
limiting the CM noise with the conventional filter is not still the optimal solution. Using
balance technique, decoupled inductors, and hybrid techniques with small and optimal CM
filters can be the effective alternatives.

(a)

(b)

(c)

(d)

Figure 16. Temperature distribution of the inductor of the EMI filter. a) Type I. b) Type
II. c) Type III. d) Type IV.
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Moreover, by using equation (18), the CM noise voltage sensitivity to Li in the ACDC-DC power supply is shown in Figure 18. The sensitivity after 2MHz starts to decrease.
This frequency is almost 8 times of the corresponding frequency for the whole system.

4. CM N OISE A TTEN U A TIO N TEC H N IQ U ES

In this section the EMI noise reduction methods are used and analyzed to attenuate
the CM noise of the system along with optimizing and minifying the EMI filter. The
balance technique that is based on the Wheatstone bridge and superposition theorem is the
first method that is analyzed here. Furthermore, by using an added inductor for the pulse
generator that is placed in the grounding path, the CM noise impedance increases and leads
to lower EMI. The effect of the added inductor on the CM noise voltage is analyzed. This
inductance also creates a safety impedance in the grounding route during the short circuit
faults.

4.1. BALANCE TE C H N IQ U E F O R NO ISE SOURCES
By short circuiting all voltage sources except V 3 4 , the equivalent circuit of Figure
5(a) can be reduced to Figure 19. Zx is defined in the following equation:
Zx = [(Zr\\Zghkl\\(2Zf)') + Z p s1 3 ]\\(2 Z d )

(25)

Based on the Wheatstone bridge, equation (26) should be satisfied to minimize the effect
of the noise source. This requires to parallel an additional capacitor with Cbce, which is
explained in the balance technique of V 7 8 . The other technique that can be used here is to
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add Z1:Lto the system, as shown in Figure 20. The new balance equation is defined in
equation (27).

Figure 17. CM noise voltage of the AC-DC-DC power supply. The optimized designed
EMI filter with various Cts were applied.

Figure 18. Sensitivity of the CM noise voltage to L 1 in the power supply.
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Cbce

Z h s n + Z 12

2Ca

Z1

Cbce

Z12

2Ca

Z 11

(26)
(27)

By assuming Zn to be 20nF, the CM noise voltage at low frequencies and middle
frequencies attenuates.
By using the balance technique for the noise source of V 7 8 , the reduced equivalent
circuit can be depicted in Figure 21. Z 2 and Z 3 are defined in the following equations:

Z2 = [ZL,sN + Z 1 2 m 2 Z a )

(28)

Z 3 = [(Z r | \Zghkl || ( 2 Z /) ) + Zps13]

(29)

The balance equation of V 7 8 noise voltage is defined in the following equation:
Cbce

Z-,

2Cd

Z?

(30)

In order for closing the right side and the left side of the equation (30) together, Ca1 = 5nF
is added to the ground path of the rectifier. This capacitor is paralleled to Cbce capacitor
and increases the ground path capacitance of the rectifier and low voltage side of DAB.
The effect of this added capacitor in middle frequencies is higher than low and high
frequency bands.
Moreover, the balance technique is used for V 1 1 1 2 and the equivalent circuit is
shown in Figure 22. Z4 and the balance equation are defined in the following equations:
Z4 = [{ZLISN + Z 12 )\\(2 Z a)\\Z h ce \ \ (2 Z d )]+ Z p s 1 3

(31)

To reduce the noise effect of V 1 1 1 2 , Ca2 = 8 nF is added to the ground path that is paralleled
to Cghkl. This added capacitor is effective at low frequency bands and can decrease the
amplitude of the CM noise voltage at some low frequency peaks.
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Figure 19. Balance technique equivalent circuit for V 3 4 .

Z ll

Figure 20. Balance technique equivalent circuit for V34 with added component.

Figure 21. Balance technique equivalent circuit for V 7 8 .
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The other noise source that should be analyzed here is V di. For balancing the noise
source, Z55 is added to the ground path of the pulse generator, paralleled with Cr. The
equivalent circuit is illustrated in Figure 23. Z5 and the balance equation are shown here:
^ 5

= K(Zlisn + Z12)H(2Za)NZfcceN(2Zd)) + Z p s 1 3 ]||(2 Z /)
Cr
Cghkl

il
■^55

(32)
(33)

By considering the balance equation, Z5 is considered 10nF. This added capacitor reduces
the CM noise voltage in most of the frequency bands, even high frequencies. This added
capacitor increases the impedance of the CM noise regardless of the frequency band.

4.2. ADDING FIL T E R IN G IN D U C TO R F O R PU LSE G EN E R A T O R
Instead of grounding the pulse generator directly, an additional inductor is added in
the grounding path. This inductor not only provides a safe path for passing the possible
fault currents, but also increases the CM noise impedance in the EMI analysis. Figure 24
shows the added inductor configuration. Based on the IEC62477-1 safety standard, a 75^H
inductor is used here for the pulse generator grounding.

Figure 22. Balance technique equivalent circuit for V 1 1 1 2 .
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Figure 23. Balance technique equivalent circuit for Vdi with added component.

Figure 24. Filtering inductor added to the pulse generator.

Figure 25. CM noise voltage of the system with added components.
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4.3. CM N OISE W IT H ADDED CO M PO N EN TS AND FINA L SCH EM E
In the last two parts, by using the balance technique and filtering inductor, the CM
noise voltage is balanced and reduced. Figure 25 shows the CM noise voltage variation
over frequency by regarding the balance components and the filtering inductor. In Figure
25, the CM noise voltage for each added component is shown with only the corresponding
component and the line inductor and the filter combination of Z 1 2 .
As is clear in Figure 25, each of the added capacitors or the inductor, cannot
completely reduce the CM noise voltage under the standard limits. However, each added
component is able to attenuate the CM EMI for some frequency bands or reduce the
amplitude of the CM noise voltage for several decibels.
Figure 26 shows the CM noise voltage of the whole system by considering all
balance components and the added inductor. As is shown in this figure, the CM noise

Figure 26. CM noise voltage of the system with all added components.
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Figure 27. Added components to the system for EMI reduction.

voltage is well below the IEC61800-3. Figure 26 shows the effectiveness of the proposed
methods for noise attenuating. Moreover, Figure 27 illustrates the final scheme of the
proposed system that keeps the EMI noise under the standard limits and this figure shows
the added components. This configuration is comparable with the designed filter that
explained in section 3.
To satisfy the IEC61800-3 standard and keeping the system immune from the EMI
noise, both proposed scheme of Figure 27 and the designed filter can be used. However,
using the proposed method of Figure 27 instead of the designed filter can increase the
system efficiency and lower the system volume. The system volume depends on the
magnetic design and can vary in each system. In the system explained in this paper by
using the proposed scheme of Figure 27, the magnetic components of the EMI noise
attenuation can decrease up to 60% compared to the regular filter that is described in
section 3.
At the end it is important to compare the results with the experimental
measurements for validation. Table 3 shows the maximum deviation (dB) from the
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experimental measurements of the references that have similar arrangements and noise
behavior for the converters of this paper, which compensated with Wheatstone bridge
technique (WBT) and EMI filter.
In comparing the noise level results of this paper with experimental measurements
of the references, the number of noise sources and EMI propagation paths in the
corresponded converters were considered. This comparison method is based on equivalent
circuit of the EMI noise circulation and number of noise sources. As shown in Table 3,
there is a good agreement between the EMI noise results of this paper and the experimental
measurements of the references. The maximum deviation is less than 10% of the standard
limit.

Table 3. Maximum deviation from experimental measurements of the references (dB).
Rectifier

DAB

Whole

Converter

Converter

System

[10]

N/A

<5

N/A

[14]

<3

N/A

N/A

[17]

N/A

<4

N/A

[18]

<5

N/A

<3

[28]

<6

N/A

N/A

[29]

<3

N/A

<5

[30]

N/A

N/A

<5

References

Systems
Compensated
with WBT and
EMI Filter
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5. CO NCLUSIO N

In this paper, EMC modeling of a pulse generator including an AC-DC-DC power
supply is explained and analyzed. Additionally, conducted CM EMI analysis of the system
is investigated by considering EMI filter effect, the parasitic parameters of the components,
and the CM noise flowing in the circuits. The system components showed different weights
in the EMI analysis and some of the noise sources did not show a significant role in the
CM noise flowing, since the CM noise produced by those did not flow through the LISN.
Based on the impedances and noise analysis of the EMI equivalent circuit, the system
without EMI filter optimization and without adding additional components could not meet
the IEC61800-3. To meet the standard requirements, some EMI reduction techniques were
used for the system. The results show that each technique cannot lower the EMI noise under
the IEC standard by itself. However, applying all the techniques together into the system
and using required values for the added components in the suitable place in the circuit is
very effective in meeting the standard limits. The results showed that it is possible to reduce
the CM noise voltage to the desirable level by using an optimized EMI filter alone.
However, adding new components based on the EMI reduction techniques will lead to a
way smaller EMI filter, which reduces the overall size of the system and increases the
efficiency and performance. At the end, it is important to note that each system and power
converter require specific EMI reduction techniques and EMI filter optimization, and
compromising between the filter size and added components is necessary for the better
performance and higher efficiency.
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SECTIO N

2. CONCLUSIONS

This dissertation focused on the EMI noise modeling, analysis, and mitigation in
the power electronics systems. The EMI noise was analyzed and mitigated through
analyzing and optimizing the components such as HF transformers, inductors, and
capacitors; moreover, using the mitigation techniques and filtering. The results show that
optimizing the components and accurate analysis were very effective in EMI noise
attenuation. Furthermore, using other attenuation techniques separately and/or along with
the mentioned optimization were significant in limiting the EMI noise level under the
standard boundaries.
In the first paper, the novel and accurate methodology based on analytical method,
FEM, and experimental developed for finding the parasitic parameters of an HF
transformer. The results show that for one transformer with the same electric and magnetic
parameters, there can be a range of different values for parasitic parameters. Compromising
between parasitic values by selecting winding arrangement and transformer structure can
relate to other design factors, such as the facility of insulating, specific application,
transformer magnetic core selection and designing strategies, etc. The proposed
methodology in this paper shows that the transformer designing process, selected insulating
materials, insulation strategy, and winding arrangements cause a wide range of parasitic
behavior, which should be taken into account for an optimal design to minimize CM noise
and reduce EMI in the systems.

115
In the second paper, the results not only present accurate parasitic parameters
modeling but also present how the HF transformer can be optimized for EMI purposes and
also shows the EMI variations based on the models and optimization. The EMI noise level
of the system was obtained and compared to the IEC61800-3 standard. The optimized
geometry structures were designed to show low-level parasitics. For this aim, paretooptimal techniques implemented into the cost function that defined based on the
transformer parasitics. The optimization could reduce the EMI propagation and reduce the
EMI noise under the IEC61800-3 standard limitations.
In the third paper, to meet the standard requirements, some EMI reduction
techniques were used for the system. The results show that each technique cannot lower
the EMI noise under the IEC standard by itself. However, applying all the techniques
together into the system and using required values for the added components in the suitable
place in the circuit is very effective in meeting the standard limits. The results showed that
it is possible to reduce the CM noise voltage to the desirable level by using an optimized
EMI filter alone. However, adding new components based on the EMI reduction techniques
will lead to a way smaller EMI filter, which reduces the overall size of the system and
increases the efficiency and performance.
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